Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2006-11-07
2006-11-07
Hollington, Jermele (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
Reexamination Certificate
active
07132841
ABSTRACT:
A plurality of semiconductor devices are provided on a carrier for testing or burning-in. The carrier is then cut up to provide single chip-on-carrier components or multi-chip-on-carrier components. The carrier is used as a first level package for each chip. Thus, the carrier serves a dual purpose for test and burn-in and for packaging. A lead reduction mechanism, such as a built-in self-test engine, can be provided on each chip or on the carrier and is connected to contacts of the carrier for the testing and burn-in steps. The final package after cutting includes at least one known good die and may include an array of chips on the carrier, such as a SIMM or a DIMM. The final package can also be a stack of chips each mounted on a separate carrier. The carriers of the stack are connected to each other through a substrate mounted along a side face of the stack that is electrically connected to a line of pads along an edge of each carrier. The carrier is formed of a flex material. It can also be formed of printed circuit board material. A window in the flex permits invoking redundancy on each chip after burn-in is complete, significantly improving yield as compared with present schemes that do not permit repair after burn-in.
REFERENCES:
patent: 3984620 (1976-10-01), Robillard et al.
patent: 4046985 (1977-09-01), Gates
patent: 4220917 (1980-09-01), McMahon, Jr.
patent: 4386389 (1983-05-01), Proebsting
patent: 4441075 (1984-04-01), McMahon
patent: 4701781 (1987-10-01), Sankhagowit
patent: 4912547 (1990-03-01), Bilowith et al.
patent: 4927491 (1990-05-01), Masaki
patent: 4981817 (1991-01-01), Stone, Jr.
patent: 4996587 (1991-02-01), Hinrichsmeyer et al.
patent: 5047711 (1991-09-01), Smith et al.
patent: 5164888 (1992-11-01), Stone, Jr.
patent: 5173451 (1992-12-01), Kinsman et al.
patent: 5239747 (1993-08-01), Ewers
patent: 5241266 (1993-08-01), Ahmad et al.
patent: 5253415 (1993-10-01), Dennis
patent: 5290710 (1994-03-01), Haj-Ali-Ahmadi et al.
patent: 5397997 (1995-03-01), Tuckerman et al.
patent: 5440241 (1995-08-01), King et al.
patent: 5455518 (1995-10-01), Sobhani
patent: 5456404 (1995-10-01), Robinette, Jr. et al.
patent: 5477009 (1995-12-01), Brendecke et al.
patent: 5483174 (1996-01-01), Hembree et al.
patent: 5495179 (1996-02-01), Wood et al.
patent: 5532612 (1996-07-01), Liang
patent: 5532614 (1996-07-01), Chiu
patent: 5534786 (1996-07-01), Kaneko
patent: 5594626 (1997-01-01), Rostoker et al.
patent: 5634267 (1997-06-01), Farnworth et al.
patent: 5656945 (1997-08-01), Cain
patent: 5661086 (1997-08-01), Nakashima et al.
patent: 5677203 (1997-10-01), Rates
patent: 5678301 (1997-10-01), Gochnour et al.
patent: 5682064 (1997-10-01), Atkins et al.
patent: 5686318 (1997-11-01), Farnworth et al.
patent: 5686843 (1997-11-01), Beilstein, Jr. et al.
patent: 5777484 (1998-07-01), Woith et al.
patent: 5894218 (1999-04-01), Farnworth
patent: 5945834 (1999-08-01), Nakata
patent: 6046600 (2000-04-01), Whetsel
patent: 6504389 (2003-01-01), Hembree
patent: 6791171 (2004-09-01), Mok et al.
J.C. Peterson and G. Schrottke, “Optical Flex to Multi-Chip Modules”, IBM Technical Disclosure Bulletin vol. 36 No. 12 Dec. 1993.
J.C. Peterson and G. Schrottke, “Flex Interconnect to Multi-Chip Modules”, IBM Technical Disclosure Bulletin vol. 36 No. 12 Dec. 1993.
R.H. Katyl and R.J. Kelleher, “Burn-in Methodology for Tab Using Separate Signal Carrier Tape”, IBM Technical Disclosure Bulletin vol. 32 No. 1 Jun. 1989.
E. Klink and H. Kohler, Memory Strip Module, IBM TDB, vol. 33 No. 3B, Aug. 1990, p. 164.
Anonomous author, Flexy-Pak—Three-Dimensional Memory Package, Research Disclosure, Mar. 1990, No. 311, Kenneth Mason Publications Ltd, England.
T. DeStefano and J. Fjelstad, NOvel Uses of Flexible Circuit Technology in High Performance Electronic Applications, Microelectronics International, No. 39, Jan. 1996, pp. 11-15.
Bertin Claude L.
Ellis Wayne F.
Howell Wayne J.
Kellogg Mark W.
Leas James M.
Connolly Bove & Lodge & Hutz LLP
Hume Larry J.
Nguyen Trung Q.
LandOfFree
Carrier for test, burn-in, and first level packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Carrier for test, burn-in, and first level packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carrier for test, burn-in, and first level packaging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3699121