Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-05-31
2005-05-31
Crane, Sara (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S308000, C257S534000
Reexamination Certificate
active
06900496
ABSTRACT:
A method of forming a capacitor includes, a) providing a node to which electrical connection to a first capacitor plate is to be made; b) then, providing a finned lower capacitor plate in ohmic electrical connection with the node using no more than one photomasking step; and c) providing a capacitor dielectric layer and a conductive second capacitor plate layer over the conductive layer. Such is preferably accomplished by, i) providing a layer of conductive material outwardly of the node; ii) providing a first masking layer over the conductive material layer; iii) etching a first opening into the first masking layer over the node; iv) providing a second masking layer over the first masking layer to a thickness which less than completely fills the first opening; v) anisotropically etching the second masking layer to define a spacer received laterally within the first opening and thereby defining a second opening relative to the first masking layer which is smaller than the first opening; vi) after said anisotropically etching, etching unmasked first masking layer material away; vii) after said anisotropically etching, etching through the conductive material layer to extend the second opening to the node, the node and conductive layer being electrically isolated from one another after the conductive material layer etching; viii) plugging the extended second opening with an electrically conductive plugging material, the plugging material electrically interconnecting the node and conductive layer. Novel capacitor constructions are also disclosed.
REFERENCES:
patent: 4558509 (1985-12-01), Tiwari
patent: 4568565 (1986-02-01), Gupta et al.
patent: 4742018 (1988-05-01), Kimura et al.
patent: 5005072 (1991-04-01), Gonzalez
patent: 5006481 (1991-04-01), Chan et al.
patent: 5021357 (1991-06-01), Taguchi et al.
patent: 5023683 (1991-06-01), Yamada
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5061651 (1991-10-01), Ino
patent: 5071781 (1991-12-01), Seo et al.
patent: 5103275 (1992-04-01), Miura et al.
patent: 5116776 (1992-05-01), Chan et al.
patent: 5130172 (1992-07-01), Hicks et al.
patent: 5135883 (1992-08-01), Bae et al.
patent: 5139825 (1992-08-01), Gordon et al.
patent: 5160987 (1992-11-01), Pricer et al.
patent: 5164337 (1992-11-01), Ogawa et al.
patent: 5168073 (1992-12-01), Gonzalez et al.
patent: 5170233 (1992-12-01), Liu et al.
patent: 5216267 (1993-06-01), Jin et al.
patent: 5223729 (1993-06-01), Kudoh et al.
patent: 5290726 (1994-03-01), Kim
patent: 5300321 (1994-04-01), Nakano et al.
patent: 5320878 (1994-06-01), Maya
patent: 5330614 (1994-07-01), Ahn
patent: 5383088 (1995-01-01), Chapple-Sokol et al.
patent: 5403620 (1995-04-01), Kaesz et al.
patent: 5444010 (1995-08-01), Park et al.
patent: 5464786 (1995-11-01), Figura et al.
patent: 5508218 (1996-04-01), Jun
patent: 5573967 (1996-11-01), Tseng
patent: 5622882 (1997-04-01), Yee
patent: 5631184 (1997-05-01), Ikemasu et al.
patent: 5677222 (1997-10-01), Tseng
patent: 5684316 (1997-11-01), Lee
patent: 5907170 (1999-05-01), Forbes et al.
patent: 5930640 (1999-07-01), Kenney
patent: 5945704 (1999-08-01), Schrems et al.
patent: 5952688 (1999-09-01), Madan
patent: 5953254 (1999-09-01), Pourkeramati
patent: 5968686 (1999-10-01), Yamada et al.
patent: 6025248 (2000-02-01), Kim et al.
patent: 6025624 (2000-02-01), Figura
patent: 6037620 (2000-03-01), Hoenigschmid et al.
patent: 6150687 (2000-11-01), Noble et al.
Wolf, Stanley, et al.,Silicon Processing for the VLSI Gra, Lattice Press, p. 493, 1986.*
Conrad, J.R. et al., “Ion Beam Assisted Coating and Surface Modification With Plasma Source Ion Implantation”, J. Voc. Sci. Technol. A 8 (4), Jul./Aug., 1990, 3146-3151.
Temmler, D., “Multilayer Vertical Stacked Capacitors (MVSTC) for 64 Mbit and 256 mBit DRAMs”, Article, Institute of Semiconductor Physics, Germany, no date, 2 pgs.
Niemer, B., et al., “Organometallic Chemical Vapor Deposition of Tungsten Metal, and Suppression of Carbon Incorporation by Codeposition of Platinum”, Article, University of California, Los Angeles, CA, Dept. of Chemistry and Biochemistry, published Aug. 4, 1992, 3 pgs.
T. Morihara et al., “Disk-Shaped Stacked Capacitor Cell for 256 Mb Dynamic Random-Access Memory”, Aug. 19, 1994, Jpn. J. Appl. Phys. vol. 33 (1994), Pt. 1, No. 8, pp. 14-19.
S. Woo et al., “Selective Etching Technology of in-situ P Doped Poly-Si (SEDOP) for High Density DRAM Capacitors”, 1994 Symposium on VLSI Technology Digest of Technical Papers, pp. 25-26.
H. Watanabe et al., “Stacked Capacitor Cells for High-density dynamic RAMs”, IEDM 1988, pp. 600-603.
Inoue, S., et al., “A Spread Stacked Capacitor (SCC) Cell for 64MBIT DRAMs”, IEEE 1989, pp. 31-34,(2.3.1-2.3.4).
Ema, T. et al., “3-Dimensional Stacked Capacitor Cell For 16M And 64M DRAMs,” MOS Division, Fujitsu Limited, IEEE 1988, pp. 592-595.
Crane Sara
Wells St. John P.S.
LandOfFree
Capacitor constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitor constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitor constructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3441178