Capacitor, and methods for forming a capacitor

Details Capacitor, and methods for forming a capacitor Capacitor, and methods for forming a capacitor

1998-11-03

2001-01-09

Whitehead, Jr., Carl (Department: 2822)

Semiconductor device manufacturing: process

Making passive device

Stacked capacitor

C438S003000, C438S240000, C438S253000, C257S295000, C257S310000, C257S306000, C361S321400

Reexamination Certificate

active

06171925

ABSTRACT:

TECHNICAL FIELD
This invention relates to a capacitor, and methods for forming a capacitor.
BACKGROUND OF THE INVENTION
In the processing of integrated circuits electrical contact must be made to active device regions formed within the wafer substrate typically comprising nocrystalline silicon. The active device regions are connected by highly conductive paths or lines which are fabricated above an insulator material, and which covers the substrate surface. To provide electrical connection between the conductive path and active device regions, an opening or contact is provided. Ultimately, an electrically conductive contact filling material is provided in the contact opening to make electrical contact to the underlying active device region.
It is desirable during the processing of integrated circuits to provide an intervening layer to prevent the intermixing of the contact filling materials with silicide and the underlying silicon. Accordingly, this intervening layer is typically provided to prevent the diffusion of the silicon and silicide with an associated plug filling material and to effectively adhere the plug filling material to the underlying substrate. Such material is accordingly also electrically conductive and commonly referred to as a “barrier layer” due to the anti-diffusion properties of same.
In the formation of a stacked capacitor structure which is employed in a DRAM, a lower electrode is typically electrically connected to another substrate device by means of a polysilicon plug. Normally, the barrier layer separates the polysilicon plug from the lower electrode of the capacitor to prevent both silicon diffusion into the electrode and oxidation of the plug which may be occasioned by the continued processing of the integrated circuit. A DRAM storage node capacitor is formed when a dielectric layer is interposed between a lower electrode and an upper electrode. The capacitor is typically covered and protected by a planarized layer of silicon dioxide. The capacitor is accessed by a bit line contact through a field effect transistor gated by a word line.
The above design is not without drawbacks. For example, to obtain useful electrical performance, the dielectric layer is typically deposited or otherwise annealed at a very high temperature and in an oxygen ambient. Under these processing conditions, oxidation of the underlying barrier layer, polysilicon plug or active area may undesirably occur. If oxide forms, a parasitic capacitor will be created. This parasitic capacitor would be disposed in series with the storage node capacitor. The resulting parasitic capacitor will prevent the full application of voltage to the storage node. This, in turn, will result in a decrease in the amount of charge which can be stored by the capacitor.
In addition to the problems outlined above, designers of integrated circuits are often faced with difficulties in providing adequate coverage of high dielectric constant materials over typical capacitor geometries utilized in high density DRAMS and other memory circuitry.
It would be desirable, therefore, to improve upon the design of a capacitor and methods for forming a capacitor which achieves the benefits to be derived from prior fabrication techniques, but avoids the above and other detriments individually associated therewith.


REFERENCES:
patent: 4464701 (1984-08-01), Roberts et al.
patent: 5262343 (1993-11-01), Rhodes et al.
patent: 5279985 (1994-01-01), Kamiyama
patent: 5330931 (1994-07-01), Emesh et al.
patent: 5335138 (1994-08-01), Sandhu et al.
patent: 5349494 (1994-09-01), Ando
patent: 5401680 (1995-03-01), Abt et al.
patent: 5438012 (1995-08-01), Kamiyama
patent: 5440157 (1995-08-01), Imai et al.
patent: 5442213 (1995-08-01), Okudaira et al.
patent: 5444011 (1995-08-01), Taniguchi
patent: 5452178 (1995-09-01), Emesh et al.
patent: 5471364 (1995-11-01), Summerfelt et al.
patent: 5486713 (1996-01-01), Koyama
patent: 5489548 (1996-02-01), Nishioka et al.
patent: 5492854 (1996-02-01), Ando
patent: 5504041 (1996-04-01), Summerfelt
patent: 5548157 (1996-08-01), Sakao et al.
patent: 5567636 (1996-10-01), Jones, Jr.
patent: 5621606 (1997-04-01), Hwang
patent: 5637527 (1997-06-01), Baek
patent: 5641702 (1997-06-01), Imai et al.
patent: 5654222 (1997-08-01), Sandhu et al.
patent: 5663088 (1997-09-01), Sandhu et al.
patent: 5717236 (1998-02-01), Shinkwata
patent: 5786248 (1998-07-01), Schuegraf
Wolf, et. al., “Chemical Vapor Deposition of Amorphous and Polycrystalline Films”, Silicon Processing For the VLSI Era—vol. 1, pp. 191-192, 1986.
Kamiyama, S., et. al., “Highly Reliable 2.5nm Ta2O5Capacitor Process Technology for 256Mbit DRAMs”, 1991 IEEE, pp. 827-830.
Kamiyama, S., et. al., “Ultrathin Tantalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation prior to Low Pressure Chemical Vapor Deposition”, J. Electrochem. Soc., vol. 140, No. 6, Jun. 1993, pp. 1617-1625.
Eimori, T., et. al., “A Newly Designed Planar Stacked Capacitor Cell with High dielectric Constant Film for 256Mbit DRAM”, 1993 IEEE, pp. 631-634.
U.S. application No. 08/994,054, Parekh et al., Filed Dec. 19, 1997.
U.S. application No. 08/916,771, DeBoer et al., Filed Aug. 20, 1997.
Fazan, P.C., et. al., “A High-C Capacitor (20.4fF/&mgr;m2) with Ultrathin CVD-Ta2O5Films Deposited on Rugged Poly-Si for High Density DRAMs”, 1992 IEEE, pp. 263-266.
Lesaicherre, P-Y, et. al., “A Gbit-Scale DRAM Stacked Capacitor Technology with ECR MOCVD SrTiO3and RIE Patterned RuO2/TiN Storage Nodes”, 1994 IEEE, pp. 831-834.
Yamaguchi, H., et. al., “Structural and Electrical Characterization of SrTiO3Thin Films Prepared by Metal Organic Chemical Vapor Deposition”, Jpn. J. Appl. Phys. vol. 32 (1993), Pt. 1, No. 9B, pp. 4069-4073.

Affiliated with

Also associated with

Rating

Capacitor, and methods for forming a capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitor, and methods for forming a capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitor, and methods for forming a capacitor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2510389