Capacitor and method for forming a capacitor

Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3613061, 3613215, 361311, 438396, H01G 4008, H01G 406

Patent

active

060287632

ABSTRACT:
A capacitor and method for forming a capacitor is disclosed and which includes providing a node to which electrical connection is to be made; forming a first layer of conductive material to a first thickness over and in electrical connection with the node; forming a second layer of insulative material to a second thickness over the first layer, the second thickness being greater than the first thickness; forming a third layer of conductive material to a third thickness over the second layer; forming the first, second and third layers into a first capacitor plate; and forming a capacitor dielectric layer and second capacitor plate operatively adjacent the first capacitor plate.

REFERENCES:
patent: 5005072 (1991-04-01), Gonzalez
patent: 5006481 (1991-04-01), Chan et al.
patent: 5061651 (1991-10-01), Ino
patent: 5116776 (1992-05-01), Chan et al.
patent: 5126810 (1992-06-01), Gotou
patent: 5135883 (1992-08-01), Bae et al.
patent: 5158073 (1992-10-01), Gonzalez et al.
patent: 5170233 (1992-12-01), Liu et al.
patent: 5192703 (1993-03-01), Lee et al.
patent: 5416037 (1995-05-01), Sato et al.
patent: 5441908 (1995-08-01), Lee et al.
patent: 5460999 (1995-10-01), Hong et al.
patent: 5573967 (1996-11-01), Tseng
patent: 5591664 (1997-01-01), Wang et al.
patent: 5622882 (1997-04-01), Yee
patent: 5766995 (1998-06-01), Wu
patent: 5817555 (1998-10-01), Cho
patent: 5837579 (1998-11-01), Huang
patent: 5872033 (1999-02-01), Figura
patent: 5902124 (1999-05-01), Hong
Ema, T. et al., "3-Dimensional Stacked Capacitor for 16M and 64M Drams", IEE, , pp. 592-594 (1988).
Temmler, D., Multilayer Vertical Stacked Capacitors (MVSTC) For 64 Mbit and 256Mbit DRAMs, pp. 13, 14, Institute of Semiconductor Physics, 1200 Frankfurt-Oder, Germany.
Inoue, S. et al., "A Spread Capacitor (SSC) Cell for 65Mbit DRAMs", IEE , pp. 31-34 (1989).
Woo, S.H. et al., "Selective Etching Technology of In-Situ P Doped Poly-Si (SEDOP)", IEE , pp. 25-26 (1994).
Watanabe, Hidehiro et al., "Stacked Capacitor Cells for High-Density Dynamic RAMs", IEE , pp. 600-603 (1988).
Morihara, Toshinori et al., "Disk-Shaped Stacked Capacitor Cell for 256 Mb Dynamic" Random-Access Memory , Jpn. J. Appl. Phys. vol. 33 (1994) Pt. 1, No. 8.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Capacitor and method for forming a capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitor and method for forming a capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitor and method for forming a capacitor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-525641

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.