Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate
2011-07-19
2011-07-19
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Supply voltage level shifting
C326S083000, C326S027000, C327S112000, C361S056000
Reexamination Certificate
active
07982499
ABSTRACT:
Capacitive node isolation circuitry in an integrated circuit eliminates the creation of hot spots (stored charge) on high capacitive nodes during a test of electrostatic discharge (ESD) protection circuitry of the integrated circuit or during any ESD event occurring while the integrated circuit is in a standby mode. The isolation circuitry includes a standby mode logic circuit responsive to a standby mode signal received at one of its inputs and provides an output signal to a gate of an active switching device located in a path between an external pin of the integrated circuit and the internal high capacitive node. The output signal keeps the active switching device turned off for the duration of the ESD test or ESD event. The standby mode logic circuit transparently passes an input logic signal to the active switching device whenever the integrated circuit is in a normal operating mode.
REFERENCES:
patent: 5538907 (1996-07-01), Aronowitz et al.
patent: 5654648 (1997-08-01), Medhekar et al.
patent: 5864506 (1999-01-01), Arcoleo et al.
patent: 5917336 (1999-06-01), Smith et al.
patent: 5926651 (1999-07-01), Johnston et al.
patent: 6118301 (2000-09-01), Singh et al.
patent: 6307409 (2001-10-01), Wrathall
patent: 6326821 (2001-12-01), Gabara
patent: 6545520 (2003-04-01), Maloney et al.
patent: 6765772 (2004-07-01), Lee et al.
patent: 6781397 (2004-08-01), Manning
patent: 6958896 (2005-10-01), Lin et al.
patent: 7245468 (2007-07-01), Griesbach et al.
patent: 7339770 (2008-03-01), Maloney et al.
patent: 7408377 (2008-08-01), Castagna et al.
Atmel Corporation
Cho James H.
Fish & Richardson P.C.
Lo Christopher
LandOfFree
Capacitive node isolation for electrostatic discharge circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitive node isolation for electrostatic discharge circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive node isolation for electrostatic discharge circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2719607