Capacitive multidrop bus compensation

Details Capacitive multidrop bus compensation Capacitive multidrop bus compensation

2007-08-20

2008-12-02

Rinehart, Mark (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C710S110000, C710S117000, C365S200000, C327S109000, C333S017300, C333S032000, C333S124000

Reexamination Certificate

active

07461188

ABSTRACT:
The signal integrity of a high speed heavily loaded multidrop memory bus is often degraded due the numerous impedance mismatches. The impedance mismatches causes the bus to exhibit a nonlinear frequency response, which diminishes signal integrity and limits the bandwidth of the bus. A compensating element, such as a capacitor which ties the bus to a reference plane (e.g., a ground potential), or an inductor wired in series with the bus, is located approximately midway between the memory controller and the memory slots. The use of the compensating element equalizes signal amplitudes and minimizes phase errors of signals in an interested frequency range and diminishes the amplitudes of high frequency signals which exhibit high degrees of phase error. The resulting bus structure has increased desirable harmonic content with low phase error, thereby permitting the bus to exhibit better rise time performance and permitting a higher data transfer rate.

REFERENCES:
patent: 4320521 (1982-03-01), Balakrishnan et al.
patent: 5586181 (1996-12-01), Kiko
patent: 5926031 (1999-07-01), Wallace et al.
patent: 5945886 (1999-08-01), Millar
patent: 6067594 (2000-05-01), Perino et al.
patent: 6078515 (2000-06-01), Nielsen et al.
patent: 6094091 (2000-07-01), Okajima
patent: 6256235 (2001-07-01), Lee
patent: 6434647 (2002-08-01), Bittner, Jr.
patent: 6745268 (2004-06-01), Greeff et al.
patent: 7287108 (2007-10-01), Greeff et al.
patent: 408335204 (1996-12-01), None
patent: WO 9922489 (1999-05-01), None
patent: WO 0225454 (2002-03-01), None
Insitute of Electrical and Electronics Engineers, Inc., “The Authoritative Dictionary of IEEE Standards Terms”, 2000, IEEE Press Standards Information Network, Seventh Edition, p. 388.
Wirick et al., “Design and Modeling Challenges for DDR II Memory Subsystems”, Electrical Performance of Electronic Packaging, 2003 , pp. 229-232, Oct. 27-29, 2003.
Nemec, J., “Circuit termination methodologies and their characteristics,” Wescon/97. Conference Proceedings , pp. 556-561, Nov. 4-6, 1997.
Sledjeski, Lee, “Considerations for Bus Termination in Computing Systems”, 1999, International IC '99 Conference Proceedings, pp. 223-228.
Intel 815 Chipset Platform, Design Guide, Jun. 2000, pp. 1-16, 21 and 51-60.

Affiliated with

Also associated with

Rating

Capacitive multidrop bus compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitive multidrop bus compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive multidrop bus compensation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4022524