Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate
2008-06-11
2011-11-08
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Testing or evaluating
C716S106000, C716S111000, C703S002000, C703S004000
Reexamination Certificate
active
08056043
ABSTRACT:
A method of modeling capacitance for a structure comprising a pair of long conductors surrounded by a dielectric material and supported by a substrate. In particular, the structure may be on-chip coplanar transmission lines over a conductive substrate operated at very high frequencies, such that the substrate behaves as a perfect dielectric. It is assumed that the surrounding dielectric material is a first dielectric with a first permittivity (∈1) and the substrate is a second dielectric with a second permittivity (∈2). The method models the capacitance (C1) for values of the first and second permittivity (∈1, ∈2) based on known capacitance (C2) computed for a basis structure with the same first permittivity (∈1) and a different second permittivity (∈2). Extrapolation or interpolation formulae are suggested to model the sought capacitance (C1) through one or more known capacitances (C2).
REFERENCES:
patent: 5291157 (1994-03-01), Riebman
patent: 6291254 (2001-09-01), Chou et al.
patent: 7071889 (2006-07-01), McKinzie et al.
patent: 7215007 (2007-05-01), McKinzie et al.
patent: 7392490 (2008-06-01), Gordin et al.
patent: 2003/0071763 (2003-04-01), McKinzie et al.
patent: 2005/0262458 (2005-11-01), Gordin et al.
patent: 2008/0244485 (2008-10-01), Gordin et al.
Office Action dated Feb. 18, 2001 in a related U.S. Patent Application, namely U.S. Appl. No. 12/137,257.
Notice of Allowance dated Jun. 10, 2011 in a related U.S. Patent Application, namely U.S. Appl. No. 12/137,257.
Gordin Rachel
Goren David
International Business Machines - Corporation
Scully , Scott, Murphy & Presser, P.C.
Siek Vuthe
Stock, Esq. William J.
LandOfFree
Capacitance modeling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitance modeling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitance modeling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4268149