Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2009-01-29
2010-12-07
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S201000
Reexamination Certificate
active
07848175
ABSTRACT:
A method and system are provided for coupling a DRAM and a memory controller during driver training to reduce mismatches by controlling impedances within the system environment. The memory device, which is typically the device initializing a bit level voltage on a data net, is adjusted through altering what appears to be the reference voltage value to the memory device. A current driven to the memory device is varied in small increments while impedance training is rerun until a desired value is achieved to set the 0 level voltage on the data net.
REFERENCES:
patent: 6330194 (2001-12-01), Thomann et al.
patent: 6762614 (2004-07-01), Rearick et al.
patent: 7514954 (2009-04-01), Kim et al.
patent: 7515487 (2009-04-01), Seo et al.
Fox Benjamin A
Hovis William P
Liang Thomas W
Rudrud Paul
International Business Machines - Corporation
Nguyen Tan T.
Toler Law Group
LandOfFree
Calibration of memory driver with offset in a memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calibration of memory driver with offset in a memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibration of memory driver with offset in a memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4175203