Calibrating page borders in a phase-change memory

Details Calibrating page borders in a phase-change memory Calibrating page borders in a phase-change memory

2008-03-18

2010-12-21

Phan, Trong (Department: 2827)

Static information storage and retrieval

Systems using particular element

Resistive

C365S163000

Reexamination Certificate

active

07855909

ABSTRACT:
A phase-change memory system includes an array of phase-change memory cells, an amplifier that amplifies a data signal read from a selected one of the phase-change memory cells, and a gain estimation module that adjusts a gain of the amplifier based on a gain parameter that is associated with the selected one of the phase-change memory cells. The gain parameter is based on a number of bits that are represented by the selected one of the phase-change memory cells.

REFERENCES:
patent: 4876668 (1989-10-01), Thakoor et al.
patent: 7038935 (2006-05-01), Rinerson et al.
patent: 7280390 (2007-10-01), Kostylev et al.
patent: 7342817 (2008-03-01), Govyadinov et al.
patent: 7411818 (2008-08-01), Elmegreen et al.
patent: 7423901 (2008-09-01), Sutardja
U.S. Appl. No. 11/986,520, filed Nov. 21, 2007, Sutardja.

Affiliated with

Also associated with

Rating

Calibrating page borders in a phase-change memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calibrating page borders in a phase-change memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibrating page borders in a phase-change memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4168110