Calibrating a wire load model for an integrated circuit

Details Calibrating a wire load model for an integrated circuit Calibrating a wire load model for an integrated circuit

2006-12-12

2006-12-12

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07149991

ABSTRACT:
A method is taught for determining a calibrated wire load model. The calibrated wire load model can be used to reach timing closure for an integrated circuit. The method includes; determining a reference timing description; determining a wire load model based on synthesis; determining a wire load model based connectivity; comparing the wire load model based on connectivity to the reference timing description. The method teaches adjusting the wire load model based on connectivity to determine a wire load model which faciliates timing closure. The method also teaches comparing the wire load model (based on synthesis) with the reference timing description. The disclosure contemplates a computer program product based upon the method taught. The disclosure further contemplates an integrated circuit designed based on the method taught. In another embodiment a computer system or another electronic system includes an integrated circuit designed by the method taught.

REFERENCES:
patent: 5802349 (1998-09-01), Rigg et al.
patent: 5818726 (1998-10-01), Lee
patent: 5831863 (1998-11-01), Scepanovic et al.
patent: 5914887 (1999-06-01), Scepanovic et al.
patent: 5930499 (1999-07-01), Chen et al.
patent: 5956497 (1999-09-01), Ratzel et al.
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6058252 (2000-05-01), Noll et al.
patent: 6145117 (2000-11-01), Eng
patent: 6256768 (2001-07-01), Igusa
patent: 6269467 (2001-07-01), Chang et al.
patent: 6275973 (2001-08-01), Wein
patent: 6292929 (2001-09-01), Scepanovic et al.
patent: 6298468 (2001-10-01), Zhen
patent: 6308309 (2001-10-01), Gan et al.
patent: 6324671 (2001-11-01), Ratzel et al.
patent: 6360356 (2002-03-01), Eng
patent: 6367056 (2002-04-01), Lee
patent: 6415426 (2002-07-01), Chang et al.
patent: 6446239 (2002-09-01), Markosian et al.
patent: 6449761 (2002-09-01), Greidinger et al.
patent: 6457159 (2002-09-01), Yalcin et al.
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6519749 (2003-02-01), Chao et al.
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6539531 (2003-03-01), Miller et al.
patent: 6557153 (2003-04-01), Dahl
patent: 6609244 (2003-08-01), Kato et al.
patent: 6625787 (2003-09-01), Baxter et al.
patent: 6629630 (2003-10-01), Adams
patent: 6756242 (2004-06-01), Regan
patent: 6757874 (2004-06-01), Dahl et al.
Benkoski, Jacques, et al. The Role of Timing Verification in Layout Synthesis, ACM, 1991, pp. 612-619.
Donath, W., et al., “Transformational Placement and Synthesis,” IEEE, Mar. 2000, pp. 194-201.
Dutt, Shantanu et al., “Efficient Incremental Rerouting for Fault Reconfiguration in Field Programmable Gate Arrays,” IEEE, May 1999, pp. 173-176.
Ginetti, Arnold, et al., “Modifying the Netlist After Placement for Performance Improvement,” IEEE, Mar. 1993, pp. 9.2.1-9.2.4.
Lefebvre, Martin, et al., “The Future of Custom Cell Generation in Physical Synthesis,” ACM, 1997.
Senouci, S.A., et al., “Timing Driven Floorplanning on Programmable Hierarchical Targets,” ACM, 1998, pp. 85-92.
Stenz, Guenter, et al., “Timing Driven Placement in Interaction with Netlist Transformations,” ACM, 1997, pp. 36-41.

Affiliated with

Also associated with

Rating

Calibrating a wire load model for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calibrating a wire load model for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibrating a wire load model for an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3685700