Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2004-12-29
2009-10-27
Kim, Kevin Y (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S375000
Reexamination Certificate
active
07609798
ABSTRACT:
The present invention includes apparatus and methods to calibrate a phase detector and an analog-to-digital converter (ADC) offset and gain. In one such embodiment, an apparatus includes a phase detector to generate an error pulse and a reference pulse, a combiner to combine the pulses, and an ADC to receive the combined pulses, where the ADC has a full scale set by an average of the reference pulse. Still further, a calibration loop may be coupled between the output of the ADC and the phase detector to generate and provide a phase adjust signal to reduce or eliminate phase offsets. Other embodiments are described and claimed.
REFERENCES:
patent: 6178213 (2001-01-01), McCormack et al.
patent: 6463109 (2002-10-01), McCormack et al.
patent: 6630868 (2003-10-01), Perrott et al.
patent: 6657488 (2003-12-01), King et al.
patent: 6741846 (2004-05-01), Welland et al.
patent: 6856206 (2005-02-01), Perrott
patent: 7148758 (2006-12-01), Ross et al.
patent: 2004/0012424 (2004-01-01), Peng
patent: 2004/0232995 (2004-11-01), Thomsen et al.
patent: WO 2004/100380 (2004-11-01), None
“A 5-Gb/s 0.25μm CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit”. Lee, Sang-Hyun; Moon-Sang Hwang, Youngdon Choi, Sungjoon Kim, Young-June Park, and Gijung Ahn.IEEE Journal Of Solid-State Circuits, vol. 37, No. 12, pp. 1822-1830. Dec. 2002.
“Rate-Independent CDR Chip Locks In At Up To 2.7 Gbits/s”. Mannion, Patrick.Electronic Design. www.elecdesign.com. Mar. 20, 2000.
OC-48 Optical Networking Solutions—Solutions Guide. Silicon Laboratories. May 2003.
Si5022/23 Multi-Rate Sonet/SDH CDR IC with Integrated Limiting Amplifier—Product Brief. Silicon Laboratories. May 2001.
Si5010—Product Brief. Silicon Laboratories. Dec. 2004.
“Data conversion in SONET/SDH systems”, A. Muhlschein. Electronics Engineer. Jun. 2000.
Batchelor Jeffrey S.
Eldredge Adam B.
Hammes Gary
Kim Kevin Y
Silicon Laboratories Inc.
Trop Pruner & Hu P.C.
LandOfFree
Calibrating a phase detector and analog-to-digital converter... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calibrating a phase detector and analog-to-digital converter..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibrating a phase detector and analog-to-digital converter... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4064988