Cryptography – Particular algorithmic function encoding
Reexamination Certificate
2011-01-11
2011-01-11
Vu, Kimyen (Department: 2435)
Cryptography
Particular algorithmic function encoding
C380S030000, C713S176000
Reexamination Certificate
active
07869592
ABSTRACT:
A calculation apparatus capable of executing any of a first calculating process operation including a first matrix calculation, and a second calculating process operation including a second matrix calculation, includes: a first calculation unit for executing the second matrix calculation; at least one calculation unit other than the first calculation unit, for executing a matrix calculation in parallel to the first calculation unit so as to execute the first matrix calculation; and a logic circuit for performing a logic calculation with respect to a calculation result of the first calculation unit and a calculation result of the other calculation unit. Then, when a calculation result of the first matrix calculation is requested, the calculation apparatus acquires the calculation result from the logic circuit. As a result, the calculation apparatus and an encrypt/decrypt processing apparatus can commonly perform portions of the plural calculating process operations which contain the matrix calculations, and can realize high speed operation by executing portions of the matrix calculations in parallel.
REFERENCES:
patent: 4823258 (1989-04-01), Yamazaki
patent: 5038312 (1991-08-01), Kojima
patent: 5267185 (1993-11-01), Akabane et al.
patent: 5319586 (1994-06-01), Gupta et al.
patent: 5422836 (1995-06-01), Beichter et al.
patent: 5815421 (1998-09-01), Dulong et al.
patent: 5905666 (1999-05-01), Hoffman et al.
patent: 6064738 (2000-05-01), Fridrich
patent: 6574651 (2003-06-01), Cui et al.
patent: 6909785 (2005-06-01), Rose
patent: 7003542 (2006-02-01), Devir
patent: 7159115 (2007-01-01), Fujisaki et al.
patent: 2003/0091193 (2003-05-01), Bunimov et al.
patent: 2003/0126176 (2003-07-01), Devir
patent: 2003/0187898 (2003-10-01), Nakanishi
patent: 2005/0129228 (2005-06-01), LaGarde
patent: 2006/0034452 (2006-02-01), Tonomura et al.
patent: 2007/0195948 (2007-08-01), Bunimov et al.
Satoh et al., “Effective Implementation Method of Polynomial Multiplying Circuit in AES,” National Conference of Information Processing Institute No. 63, 1989.
Hideo Shimizu et al., “Implementation of SPN Block Cipher,” ISEC 2001-55 (Sep. 2001), pp. 17-21.
Fujisaki Koichi
Shimbo Atsushi
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Shan April Y
Vu Kimyen
LandOfFree
Calculation apparatus and encrypt and decrypt processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calculation apparatus and encrypt and decrypt processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calculation apparatus and encrypt and decrypt processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2730208