Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate
2011-07-12
2011-07-12
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Testing or evaluating
C716S100000, C716S108000, C703S012000, C703S013000, C703S014000
Reexamination Certificate
active
07979837
ABSTRACT:
Methods for analyzing circuit distortion based on contributions from separate circuit elements are presented. Local approximations that do not require high-order derivatives of device models are developed near an operating point for calculating distortion summaries including compression summaries and second-order intermodulation (IM2) distortion summaries.
REFERENCES:
patent: 5663890 (1997-09-01), Saleh et al.
patent: 6529844 (2003-03-01), Kapetanic et al.
patent: 7400129 (2008-07-01), Prather
patent: 7571401 (2009-08-01), Rao et al.
patent: 7774176 (2010-08-01), Rao et al.
patent: 2003/0179041 (2003-09-01), Weldon
patent: 2003/0222652 (2003-12-01), Martens
patent: 2004/0083437 (2004-04-01), Gullapalli et al.
patent: 2004/0169559 (2004-09-01), Weldon
patent: 2004/0171351 (2004-09-01), Nakazawa et al.
patent: 2005/0021319 (2005-01-01), Li et al.
patent: 2005/0271130 (2005-12-01), Howard
patent: 2007/0136045 (2007-06-01), Rao et al.
J. Bussgang, L. Ehrman, and J. Graham. Analysis of nonlinear systems with multiple inputs. Proc. IEEE, 62:1088-1119, Aug. 1974.
S. Chisholm and L. Nagel. Efficient computer simulation of distortion in electronic circuits. IEEE Trans. on Circuits and Systems, 20(6):742-745, Nov. 1973.
P. Feldmann, B. Melville, and D. Long. Efficient frequency domain analysis of large nonlinear analog circuits. Proc. Custom Integrated Circuits Conf., pp. 461-464, 1996.
J. Haywood and Y. L. Chow. Intermodulation distortion analysis using a frequency-domain harmonic balance technique. IEEE Trans. on Microwave Theory and Techniques, 36(8):1251-1257, Aug. 1988.
Y. Kuo. Distortion analysis of bipolar transistor circuits. IEEE Trans. on Circuits and Systems, 20(6):709-716, Nov. 1973.
B. Leon and D. Schaefer. Volterra series and picard iteration for nonlinear circuits and systems. IEEE Trans. on Circuits and Systems, 25(9):789-793, Sep. 1978.
P. Li and L. Pileggi. Efficient per-nonlinearity distortion analysis for analog and rf circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(10):1297-1309, Oct. 2003.
S. Narayanan. Application of volterra series to intermodulation distortion analysis of transistor feedback amplifiers. IEEE Trans. on Circuits and Systems, 17(4):518-527, Nov. 1970.
R. Telichevesky, K. Kundert, and J. White. Efficient ac and noise analysis of two-tone rf circuits. Proc. of 33th DAC pp. 292-297, Jun. 1996.
P. Wambacq, G. Gielen, P. Kinget, and W. Sansen. High-frequency distortion analysis of analog integrated circuits. IEEE Trans. on Circuits and Systems II, 46(3):335-345, Mar. 1999.
F. Yuan and A. Opal. Distortion analysis of periodically switched nonlinear circuits using time-varying volterra series. IEEE Trans. on Circuits and Systems I, 48(6):726-738, Jun. 2001.
D. Long, R. Melville, K. Ashby, and B. Horton. Full-chip Harmonic Balance. Custom Integrated Circuits Conference, 1997, Proceedings of the IEEE 1997, May 5-8, 1997, pp. 379-382.
U.S. Appl. No. 11/303,049, filed Dec. 14, 2005; Inventor Fangyi Rao.
“U.S. Appl. No. 11/303,049, Non Final Office Action mailed Apr. 1, 2009”, 9 pgs.
“U.S. Appl. No. 11/303,049, Non Final Office Action mailed Aug. 18, 2009”, 10 pgs.
“U.S. Appl. No. 11/303,049, Notice of Allowance mailed Apr. 2, 2010”, 4 pgs.
“U.S. Appl. No. 11/303,049, Response filed May 19, 2009 to Non Final Office Action mailed Apr. 1, 2009”, 19 pgs.
“U.S. Appl. No. 11/303,049, Response filed Dec. 18, 2009 to Non Final Office Action mailed Sep. 18, 2009”, 20 pgs.
“U.S. Appl. No. 11/303,049, Supplemental Non Final Office Action mailed Sep. 18, 2009”, 10 pgs.
“U.S. Appl. No. 11/640,137, Amendment after allowance under 37 CFR 1.312 mailed Jun. 12, 2009”, 5 pgs.
“U.S. Appl. No. 11/640,137, Notice of Allowance mailed Mar. 16, 2009”, 7 pgs.
“U.S. Appl. No. 11/640,137, Response filed Jan. 16, 2009 to Restriction Requirement mailed Dec. 19, 2008”, 7 pgs.
“U.S. Appl. No. 11/640,137, Response filed Jun. 18, 2009 to Amendment after Final or under 37 CFR 1.312 mailed Jun. 12, 2009”, 2 pgs.
“U.S. Appl. No. 11/640,137, Restriction Requirement mailed Dec. 19, 2008”, 6 pgs.
Feng, D, et al., “Efficient computation of quasi-periodic circuit operating conditions via a mixed frequency/time approach”, Proceedings of the 36th Annual ACM / IEEE Design Automation Conference (Jun. 1999), 635-640.
Feng Dan
Rao Fangyi
Cadence Design Systems Inc.
Dimyan Magid Y
Do Thuan
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Calculating distortion summaries for circuit distortion... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calculating distortion summaries for circuit distortion..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calculating distortion summaries for circuit distortion... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2716828