Cache with high access store bandwidth

Details Cache with high access store bandwidth Cache with high access store bandwidth

2011-07-05

2011-07-05

Portka, Gary J (Department: 2187)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

Addressing cache memories

C711S127000, C711S140000, C711S207000

Reexamination Certificate

active

07975093

ABSTRACT:
A cache memory system and method for supporting multiple simultaneous store operations using a plurality of tag memories is provided. The cache data system further provides a plurality of multiple simultaneous cache store functions along with a single cache load function that is simultaneous with the store functions. Embodiments create a cache memory wherein the cache write buffer does not operate as a bottle neck for data store operations into a cache memory system or device.

REFERENCES:
patent: 5680572 (1997-10-01), Akkary et al.
patent: 5907860 (1999-05-01), Garibay, Jr. et al.
patent: 6138206 (2000-10-01), Fisher et al.
patent: 7257673 (2007-08-01), Emerson et al.

Affiliated with

Also associated with

Rating

Cache with high access store bandwidth does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache with high access store bandwidth, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache with high access store bandwidth will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2708175