Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-12-18
2007-12-18
Peugh, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C707S793000, C711S118000
Reexamination Certificate
active
10649917
ABSTRACT:
In a computer system with caching, memory transactions can retrieve and store groups of lines. Coherency states are maintained for groups of lines, and for individual lines. A single coherency transaction, and a single address transaction, can then result in the transfer of multiple lines of data, reducing overall latency. Even though lines may be transferred as a group, the lines can subsequently be treated separately. This avoids many of the problems caused by long lines, such as increased cache-to-cache copy activity.
REFERENCES:
patent: 5615334 (1997-03-01), Wang et al.
patent: 6374332 (2002-04-01), Mackenthun et al.
patent: 6412046 (2002-06-01), Sharma et al.
patent: 6493809 (2002-12-01), Safranek et al.
patent: 6647453 (2003-11-01), Duncan et al.
patent: 6711662 (2004-03-01), Peir et al.
Microsoft Computer Dictionary, 5th Edition, 2002, Microsoft Press pp. 77-78.
Handy, Jim, The Cache Memory Book Second Edition, 1998, pp. 67-69 and 202.
Bradley Matthew
Peugh Brian R.
LandOfFree
Cache system with groups of lines and with coherency for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache system with groups of lines and with coherency for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache system with groups of lines and with coherency for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3891704