Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-01-17
2006-01-17
Huynh, Kim (Department: 2182)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C710S026000, C710S027000, C710S028000
Reexamination Certificate
active
06988167
ABSTRACT:
In parallel with accesses to a cache made by a core processor, a DMA controller is used to pre-load data from a main memory into the cache. In this manner, the pre-load function can make the data available to the processor application before the application references the data, thereby potentially providing a 100% cache hit ratio since the correct data is pre-loaded into the cache. In addition, if a copy-back cache is employed, the cache memory system can also be configured such that processed data can be dynamically unloaded from the cache to the main memory in parallel with accesses to the cache made by the core processor. The pre-loading and/or post unloading of data may be accomplished, for example, by using a DMA controller to burst data into and out of the cache in parallel with accesses to the cache by the core processor. This DMA control function may be integrated into the existing cache control logic so as to reduce the complexity of the cache hardware (e.g., as compared to a multi-port cache), and to alleviate the difficulty associated with addressing the non-contiguous internal address map of the cache. By employing a DMA controller having flexible address generation and transfer control capabilities, data can be transferred from an atypical memory-mapped entity (e.g., a FIFO buffer of a peripheral) directly to the cache.
REFERENCES:
patent: 4456952 (1984-06-01), Mohrman et al.
patent: 5485592 (1996-01-01), Lau
patent: 5553263 (1996-09-01), Kalish et al.
patent: 5561781 (1996-10-01), Braceras et al.
patent: 5574662 (1996-11-01), Windrem et al.
patent: 5590308 (1996-12-01), Shih
patent: 5675765 (1997-10-01), Malamy et al.
patent: 5893146 (1999-04-01), Pickett
patent: 5900012 (1999-05-01), Tran
patent: 6047358 (2000-04-01), Jacobs
patent: 6131143 (2000-10-01), Sakai
patent: 6263404 (2001-07-01), Borkenhagen et al.
patent: 6282505 (2001-08-01), Hanawa et al.
patent: 6289420 (2001-09-01), Cypher
patent: 6339813 (2002-01-01), Smith, III et al.
patent: 6425055 (2002-07-01), Sager et al.
patent: 6438671 (2002-08-01), Doing et al.
patent: 6594728 (2003-07-01), Yeager
patent: 6745292 (2004-06-01), Stevens
patent: 6751700 (2004-06-01), Donoghue et al.
patent: 6754781 (2004-06-01), Chauvel et al.
patent: 6772291 (2004-08-01), Palanca et al.
patent: 6857061 (2005-02-01), Liao et al.
patent: 2002/0108021 (2002-08-01), Syed et al.
patent: 000507066 (1992-10-01), None
patent: 000637799 (1995-02-01), None
IBM Technical Disclosure Bulletin, Apr. 1983, vol. 25, Issue 11B, pp. 5960-5961. Shared Cache in a Checkpoint Environment.
Allen Michael S.
Syed Moinul I.
Analog Devices Inc.
Chen Alan S.
Wolf Greenfield & Sacks P.C.
LandOfFree
Cache system with DMA capabilities and method for operating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache system with DMA capabilities and method for operating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache system with DMA capabilities and method for operating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592672