Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-02-13
2011-11-29
Farrokh, Hashem (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S129000
Reexamination Certificate
active
08069308
ABSTRACT:
In a computing system a method and apparatus for cache pooling is introduced. Threads are assigned priorities based on the criticality of their tasks. The most critical threads are assigned to main memory locations such that they are subject to limited or no cache contention. Less critical threads are assigned to main memory locations such that their cache contention with critical threads is minimized or eliminated. Thus, overall system performance is improved, as critical threads execute in a substantially predictable manner.
REFERENCES:
patent: 5586293 (1996-12-01), Baron et al.
patent: 6016531 (2000-01-01), Rixner et al.
patent: 6161166 (2000-12-01), Doing et al.
patent: 6182194 (2001-01-01), Uemura et al.
patent: 6397301 (2002-05-01), Quach et al.
patent: 6574682 (2003-06-01), Chan
patent: 2005/0144401 (2005-06-01), Pantalone et al.
patent: 2005/0312141 (2005-06-01), Sturges et. al.
patent: 2005/0235124 (2005-10-01), Pomaranski et al.
patent: 2006/0184741 (2006-08-01), Hrusecky et al.
patent: 2007/0083728 (2007-04-01), Nijhawan et al.
patent: 2007/0168642 (2007-07-01), Wilson
patent: 2008/0140937 (2008-06-01), Nalawade et al.
patent: 2008/0285652 (2008-11-01), Oxman et al.
patent: 2009/0300631 (2009-12-01), Karlapalem et al.
patent: 0529217 (1993-03-01), None
patent: 1111511 (2001-06-01), None
patent: 1182567 (2002-02-01), None
patent: 2284911 (1995-06-01), None
European Patent Office, “European Search Report”, Jul. 20, 2009, Published in: EP.
Kumar et. al., “Compiling for Instruction Cache Performance on a Multithreaded Architecture,” 35th International Symposium on Microarchitecture, Nov. 2002.
Chu et. al., “An Instruction Cache Architecture for Parallel Execution of Java Threads,” The Fourth International Conference on Parallel and Distributed Computing, Applications and Technology, Aug. 2003.
Larson Aaron
Miller Larry James
Roffelsen Ryan
Farrokh Hashem
Fogg & Powers
Honeywell International , Inc.
LandOfFree
Cache pooling for computing systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache pooling for computing systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache pooling for computing systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4297968