Cache memory which selects one of several blocks to update by di

Details Cache memory which selects one of several blocks to update by di Cache memory which selects one of several blocks to update by di

1996-03-20

1998-04-07

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711160, G06F 1212

Patent

active

057377545

ABSTRACT:
A cache memory includes: a plurality of tag memory blocks, each of which stores multiple compare addresses; a first bus which sends a low order address to all of the tag memory blocks; a respective output from each tag memory block on which a compare address is read in response to the low order address; a second bus which carries a high order address; and, a comparator circuit which generates a miss signal when the compare address on the output from every tag memory block miscompares with the high order address. Each tag memory block further stores respective control bits with each compare address; and each tag memory block responds to the low order address by reading the compare address and the respective control bits, in parallel, on its respective output. A digital logic circuit is coupled to the outputs from all of the tag memory blocks; and this digital logic circuit selects one of the tag memory blocks to write, when the miss signal occurs, by digitally combining the control bits that are read by the low order address from all of the tag memory blocks.

REFERENCES:
patent: 5313605 (1994-05-01), Huck et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5353425 (1994-10-01), Malamy et al.

Affiliated with

Also associated with

Rating

Cache memory which selects one of several blocks to update by di does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory which selects one of several blocks to update by di, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory which selects one of several blocks to update by di will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28783