Cache memory to support a processor's power mode of operation

Details Cache memory to support a processor's power mode of operation Cache memory to support a processor's power mode of operation

2005-05-06

2009-02-03

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S100000, C711S117000, C711S128000, C711S154000

Reexamination Certificate

active

07487299

ABSTRACT:
A system, method, and apparatus for a cache memory to support a low power mode of operation.

REFERENCES:
patent: 4763250 (1988-08-01), Keshlear et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5325509 (1994-06-01), Lautzenheiser
patent: 5369748 (1994-11-01), McFarland et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5517626 (1996-05-01), Archer et al.
patent: 5751996 (1998-05-01), Glew et al.
patent: 5854921 (1998-12-01), Pickett
patent: 5864707 (1999-01-01), Tran et al.
patent: 5875315 (1999-02-01), Narayan
patent: 5930821 (1999-07-01), Gaskins et al.
patent: 6026475 (2000-02-01), Woodman
patent: 6038645 (2000-03-01), Nanda et al.
patent: 6061362 (2000-05-01), Muller et al.
patent: 6075392 (2000-06-01), Sander
patent: 6078992 (2000-06-01), Hum
patent: 6092159 (2000-07-01), Ekner et al.
patent: 6189068 (2001-02-01), Witt et al.
patent: 6286082 (2001-09-01), Moudgal et al.
patent: 6434669 (2002-08-01), Arimilli et al.
patent: 6490655 (2002-12-01), Kershaw
patent: 6523102 (2003-02-01), Dye
patent: 6643737 (2003-11-01), Ono
patent: 6683361 (2004-01-01), Fujimori et al.
patent: RE38514 (2004-05-01), James et al.
patent: 6981096 (2005-12-01), Matick et al.
patent: 6988168 (2006-01-01), Rowlands et al.
patent: 2001/0023460 (2001-09-01), Boucher et al.
patent: 2002/0158297 (2002-10-01), Suwa-Shi et al.
patent: 2003/0061457 (2003-03-01), Geiger et al.
patent: 2004/0015669 (2004-01-01), Edirisooriya
patent: 2004/0111566 (2004-06-01), Edirisooriya et al.
Second Office Action (and English translation) from Chinese Application No. 200310115494.X mailed Nov. 17, 2006, 13 pgs.
Office Action from U.S. Appl. No. 10/338,207 mailed Dec. 18, 2006, 8 pgs.
Final Office Action from Application No. 10/338,207 mailed Aug. 10, 2006, 9 pgs.
EZ Chip Technologies, White Paper, “Netowrk Processor Designs for Next-Generation Networking Equipment”, Dec. 1999, 4 pages.
Altera, White Paper, “Increasing System Bandwidth with CDS”, Jun. 2001, ver. 1.0, Application Note 162, 10 pages.
Office Action for U.S. Appl. No. 11/124,001 mailed Oct. 19, 2007, 12 pgs.
Notice of Allowance for U.S. Appl. No. 11/124,001 mailed Mar. 17, 2008, 8 pgs.
Office Action for U.S. Appl. No. 11/123,503 mailed Apr. 2, 2008, 8 pgs.

Affiliated with

Also associated with

Rating

Cache memory to support a processor's power mode of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory to support a processor's power mode of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory to support a processor's power mode of operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4072894