Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2003-06-02
2008-05-20
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S156000
Reexamination Certificate
active
07376797
ABSTRACT:
A cache memory system includes a cache memory having a plurality of entries associated with a plurality of information storage units. Each of the information storage units is configured to store part of the information stored in a main memory. Reference bit storage units store a use status of entry data for a certain period of time. A hit detection circuit is connected to the information storage units. The hit detection circuit generates a hit signal to each of the reference bit storage units when the entry data is determined to satisfy use conditions.
REFERENCES:
patent: 5319766 (1994-06-01), Thaller et al.
patent: 6000017 (1999-12-01), Hayek et al.
patent: 7120836 (2006-10-01), Englin et al.
patent: 63-129441 (1988-06-01), None
patent: 64-42749 (1989-02-01), None
patent: 3-235148 (1991-10-01), None
patent: 4-124749 (1992-04-01), None
patent: 5-158744 (1993-06-01), None
patent: 5-303528 (1993-11-01), None
patent: 6-83713 (1994-03-01), None
patent: 6-89221 (1994-03-01), None
patent: 6-89222 (1994-03-01), None
patent: 7-152652 (1995-06-01), None
patent: 9-245490 (1997-09-01), None
patent: 10-21733 (1998-01-01), None
patent: 2000-181801 (2000-06-01), None
patent: 2003-91454 (2003-03-01), None
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Peikari B. James
LandOfFree
Cache memory system and method using reference bits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory system and method using reference bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system and method using reference bits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3985335