Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-09-13
2009-08-11
Kim, Matt (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S119000, C711S128000, C711S133000, C711S144000
Reexamination Certificate
active
07574572
ABSTRACT:
A cache memory according to the present invention is a cache memory that has a set associative scheme and includes: a plurality of ways, each way being made up of entries, each entry holding data and a tag; a first holding unit operable to hold, for each way, a priority attribute that indicates a type of data to be preferentially stored in that way; a second holding unit which is included at least in a first way among the ways, and is operable to hold, for each entry of the first way, a data attribute that indicates a type of data held in that entry; and a control unit operable to perform replace control on the entries by prioritizing a way whose priority attribute held by the first holding unit matches a data attribute outputted from a processor, wherein when a cache miss occurs and in the case where (i) valid data is held in an entry of the first way among entries that belong to a set selected based on an address outputted from the processor, (ii) all of the following attributes match: the data attribute of the entry; the data attribute outputted from the processor; and the priority attribute of the first way, and (iii) an entry of a way other than the first way does not hold valid data, the entry being one of the entries that belong to the selected set, the control unit is further operable to store data into the entry of the way other than the first way.
REFERENCES:
patent: 6687790 (2004-02-01), Zager et al.
patent: 6726285 (2004-04-01), Caruso et al.
patent: 7287123 (2007-10-01), Yoshioka
patent: 2003/0131196 (2003-07-01), Park et al.
patent: 2007/0136530 (2007-06-01), Tanaka
patent: 62-144257 (1987-06-01), None
patent: 2005/048112 (2005-05-01), None
Gu Shawn X
Kim Matt
Panasonic Corporation
Wenderoth , Lind & Ponack, L.L.P.
LandOfFree
Cache memory, system, and method of storing data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory, system, and method of storing data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory, system, and method of storing data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085651