Cache memory system and control method of the cache memory...

Details Cache memory system and control method of the cache memory... Cache memory system and control method of the cache memory...

2005-09-13

2009-02-17

Sough, Hyung S (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S133000, C711S141000

Reexamination Certificate

active

07493445

ABSTRACT:
To improve the efficiency of access to a system memory associated with changes (writes) to cache data, a cache line having the same memory size as write data is selected and the write data is written into the selected cache line, thereby reducing the number of accesses to the system memory to cache data from the system memory associated with partial replacement of cache lines. Further, valid data at an address contiguous with the address of the write data is combined with the write data, and written into a cache line having the same size as the combined data, thereby reducing the number of accesses to the system memory to flush data from the cache associated with writes to the cache.

REFERENCES:
patent: 4315312 (1982-02-01), Schmidt
patent: 5588129 (1996-12-01), Ballard
patent: 5802572 (1998-09-01), Patel et al.
patent: 2002251322 (2006-09-01), None

Affiliated with

Also associated with

Rating

Cache memory system and control method of the cache memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory system and control method of the cache memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system and control method of the cache memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4085245