Cache memory, processing unit, data processing system and...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S141000, C711S121000, C711S119000, C711S124000

Reexamination Certificate

active

07404046

ABSTRACT:
A cache coherent data processing system includes at least a first cache memory supporting a first processing unit and a second cache memory supporting a second processing unit. The first cache memory includes a cache array and a cache directory of contents of the cache array. In response to the first cache memory detecting on an interconnect a broadcast operation that specifies a request address, the first cache memory determines from the operation a type of the operation and a coherency state associated with the request address. In response to determining the type and the coherency state, the first cache memory filters out the broadcast operation without accessing the cache directory.

REFERENCES:
patent: 6418514 (2002-07-01), Arimilli et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cache memory, processing unit, data processing system and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory, processing unit, data processing system and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory, processing unit, data processing system and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3970979

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.