Cache memory exchange optimized memory organization for a comput

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711121, 711133, 711148, 711153, 710132, G06F 1208

Patent

active

061254290

ABSTRACT:
Data coherency in a multiprocessor system is improved and data latency minimized through the use of data mapping "fill" requests from any one of the multiprocessor CPUs such that the information requested is acquired through the crossbar switch from the same memory module to which the "victim" data in that CPUs cache must be rewritten. With such an arrangement rewrite latency periods for victim data within the crossbar switch is minimized and the `ships crossing in the night` problem is avoided.

REFERENCES:
patent: 5202970 (1993-04-01), Schiffleger
patent: 5559970 (1996-09-01), Sharma
patent: 5577204 (1996-11-01), Brewer et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5701413 (1997-12-01), Zulian et al.
patent: 5761695 (1998-06-01), Maeda et al.
patent: 5859975 (1999-01-01), Brewer et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cache memory exchange optimized memory organization for a comput does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory exchange optimized memory organization for a comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory exchange optimized memory organization for a comput will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2109141

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.