Cache memory eviction policy for combining write transactions

Details Cache memory eviction policy for combining write transactions Cache memory eviction policy for combining write transactions

2006-08-08

2006-08-08

Vital, Pierre (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S135000, C711S144000, C711S159000, C711S170000

Reexamination Certificate

active

07089362

ABSTRACT:
Apparatus having a cache memory including cache lines configured to cache data sent from an input/output device and an eviction mechanism configured to evict data stored in one of the cache lines based on validity state information associated with the data stored in the one cache line. Each cache line has multiple portions, and validity bits are used to track the validity of respective portions of the cache line. The validity bits are set to predefined values responsive to the number of bytes written into the respective portions in one write transaction. The cache line is evicted by the eviction mechanism when the validity bits corresponding to the cache line all have the predefined values. The eviction mechanism is configured to evict the data even if the cache memory is not full.

REFERENCES:
patent: 5561780 (1996-10-01), Glew et al.
patent: 6119205 (2000-09-01), Wicki et al.
patent: 6295582 (2001-09-01), Spencer
patent: 2002/0083243 (2002-06-01), Van Huben et al.
patent: 2003/0033480 (2003-02-01), Jeremiassen
patent: 2003/0084253 (2003-05-01), Johnson et al.
patent: 2003/0105929 (2003-06-01), Ebner et al.
patent: 2004/0186958 (2004-09-01), Percival
patent: 0 397 995 (1990-11-01), None
Jim Handy, “The Cache Memory Book”, Copyright 1998, Academic Presee, second edition, p. 124.
Jim Handy, “The Cache Memory Book”, Copyright 1998, Academic Press, second Edition, pp. 156-158.
Peter G. Sassone, “Cache Consistency Protocol Comparison”, Mar. 2001, pp. 2 and 4.

Affiliated with

Also associated with

Rating

Cache memory eviction policy for combining write transactions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory eviction policy for combining write transactions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory eviction policy for combining write transactions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3689620