Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-06-12
2000-03-14
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711129, G06F 1208
Patent
active
060386479
ABSTRACT:
A multi-access method which is applied to a cache memory device interposed between a processor and a storage device, for enabling multi-access. When two or more access requests are received, a plurality of pairs (each pair composed of a data array and a tag array) are divided into two or more non-overlapping subsets, and each of the subsets is supplied with information which specifies data to be accessed and is input in conjunction with each access request, whereby accesses are performed in parallel in accordance with the access requests. This multi-access method is applicable to a cache memory used in a high-performance parallel-processing architecture including a few processors having a common cluster.
REFERENCES:
patent: 4905141 (1990-02-01), Brenza
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5274790 (1993-12-01), Suzuki
patent: 5483645 (1996-01-01), Tran
patent: 5561781 (1996-10-01), Braceras et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5640534 (1997-06-01), Liu et al.
patent: 5737750 (1998-04-01), Kumar et al.
Chan Eddie P.
Fujitsu Limited
Portka Gary J.
LandOfFree
Cache memory device and method for providing concurrent independ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory device and method for providing concurrent independ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory device and method for providing concurrent independ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179761