Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-12-11
2000-08-01
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711118, 711137, 711204, 711217, G06F 1212
Patent
active
060981512
ABSTRACT:
A cache memory control system includes a cache memory to store a copy of a subset of data which is stored in the main memory and a cache controller to control data caching and data replacement for the cache memory. Upon a cache miss, the cache controller replaces data in the cache memory with the read requested data and a plurality of data which are adjacent to that read requested data on a display screen.
REFERENCES:
patent: 4445191 (1984-04-01), York
patent: 4731739 (1988-03-01), Woffinden et al.
patent: 4943908 (1990-07-01), Emma et al.
patent: 5130922 (1992-07-01), Liu
patent: 5150472 (1992-09-01), Blank et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5233702 (1993-08-01), Emma et al.
patent: 5237694 (1993-08-01), Horne et al.
patent: 5293609 (1994-03-01), Shih et al.
patent: 5317716 (1994-05-01), Liu
patent: 5386521 (1995-01-01), Saitoh
patent: 5394537 (1995-02-01), Courts et al.
patent: 5784711 (1998-07-01), Chi
patent: 5822757 (1998-10-01), Chi
NEC Corporation
Peikari B. James
LandOfFree
Cache memory control system that caches requested data and adjac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory control system that caches requested data and adjac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory control system that caches requested data and adjac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-674145