Cache memory and control method thereof

Details Cache memory and control method thereof Cache memory and control method thereof

2004-11-02

2009-06-30

Sough, Hyung S (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S142000, C711S133000, C711S134000, C711S135000, C711S136000

Reexamination Certificate

active

07555610

ABSTRACT:
The cache memory in the present invention includes a C flag setting unit40which adds, to each cache entry holding line data, a cleaning flag C indicating whether or not a write operation will be performed hereafter, and a cleaning unit39which writes back, to the memory, line data of a cache entry that has been added with a cleaning flag C indicating that a write operation will not be performed, and has been set with a dirty flag D indicating that the cache entry has been written into.

REFERENCES:
patent: 5754888 (1998-05-01), Yang et al.
patent: 5802572 (1998-09-01), Patel et al.
patent: 6092159 (2000-07-01), Ekner et al.
patent: 6546467 (2003-04-01), Farrall et al.
patent: 2002/0046326 (2002-04-01), Devereux
patent: 0863464 (1997-09-01), None
patent: 61-016348 (1986-01-01), None
patent: 6-309231 (1994-11-01), None
patent: 8-069417 (1996-02-01), None
patent: 9-259036 (1997-10-01), None
patent: 10-293720 (1998-11-01), None
patent: 2001-005725 (2001-01-01), None
patent: 2003-223360 (2003-08-01), None
patent: 97/26600 (1997-07-01), None
English Language Abstract of JP 61-016348.
English Language Abstract of JP 2001-005725.
English Language Abstract of JP 6-309231.
English Language Abstract of JP 9-259036.
English language Abstract of JP 10-293720.
English language Abstract of JP 2003-223360.
English language Abstract of JP 8-069417.
U.S. Appl. No. 10/571,531 to Tanaka et al., which was filed on Mar. 10, 2006.
U.S. Appl. No. 10/577,133 to Okabayashi et al., which was filed on Apr. 25, 2006.
U.S. Appl. No. 10/578,314 to Tanaka et al., which was filed on May 4, 2006.

Affiliated with

Also associated with

Rating

Cache memory and control method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory and control method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory and control method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4081524