Cache management within a data processing apparatus

Details Cache management within a data processing apparatus Cache management within a data processing apparatus

2006-09-18

2011-10-18

Song, Jasmine (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S125000, C711S135000, C711S159000

Reexamination Certificate

active

08041897

ABSTRACT:
A data processing apparatus, and method of managing at least one cache within such an apparatus, are provided. The data processing apparatus has at least one processing unit for executing a sequence of instructions, with each such processing unit having a cache associated therewith, each cache having a plurality of cache lines for storing data values for access by the associated processing unit when executing the sequence of instructions. Identification logic is provided which, for each cache, monitors data traffic within the data processing apparatus and based thereon generates a preferred for eviction identification identifying one or more of the data values as preferred for eviction. Cache maintenance logic is then arranged, for each cache, to implement a cache maintenance operation during which selection of one or more data values for eviction from that cache is performed having regard to any preferred for eviction identification generated by the identification logic for data values stored in that cache. It has been found that such an approach provides a very flexible technique for seeking to improve cache storage utilisation.

REFERENCES:
patent: 5497477 (1996-03-01), Trull
patent: 6766419 (2004-07-01), Zahir et al.
patent: 2003/0217230 (2003-11-01), Rodriguez et al.
patent: 2 345 987 (2000-07-01), None
patent: 99/50752 (1999-10-01), None
International Search Report for PCT/GB2006/003461 mailed Jun. 12, 2007.
Written Opinion for PCT/GB2006/003461 mailed Jun. 12, 2007.
International Preliminary Report on Patentability for PCT/GB2006/003461 completed Apr. 28, 2008.
Wang et al., “Using the compiler to improve cache replacement decisions”,Parallel Architectures and Compilation Techniques, Sep. 2002, pp. 199-208, XP010619816.
Baer et al., “An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty”,Proceedings of the Supercomputing Conference, Nov. 1991, vol. conf. 4, pp. 176-186, XP000337480.

Affiliated with

Also associated with

Rating

Cache management within a data processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache management within a data processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache management within a data processing apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4281983