Cache-line reuse-buffer

Details Cache-line reuse-buffer Cache-line reuse-buffer

2005-08-30

2005-08-30

Moazzami, Nasser (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S118000, C711S128000, C711S137000, C711S204000, C712S205000, C712S207000, C712S237000, C712S239000

Reexamination Certificate

active

06938126

ABSTRACT:
A method, apparatus, and system that compares a current fetch request having a first start address and length associated with the current fetch request to a second start address of the next fetch request, determines whether the content already loaded in a buffer will be used to at least partially fulfill the next fetch request based upon the comparison, and inhibits access to an instruction cache based upon the comparison.

REFERENCES:
patent: 4562304 (1985-12-01), Ward et al.
patent: 5586293 (1996-12-01), Baron et al.
patent: 5586294 (1996-12-01), Goodwin et al.
patent: 5606676 (1997-02-01), Grochowski et al.
patent: 5623615 (1997-04-01), Salem et al.
patent: 5644752 (1997-07-01), Cohen et al.
patent: 5706465 (1998-01-01), Kurokawa et al.
patent: 5903911 (1999-05-01), Gaskins
patent: 6047370 (2000-04-01), Grochowski
patent: 6076153 (2000-06-01), Grochowski et al.
patent: 6205542 (2001-03-01), Grochowski et al.
patent: 6304962 (2001-10-01), Nair
patent: 6678815 (2004-01-01), Mathews et al.
patent: 6732260 (2004-05-01), Wang et al.
patent: 6754689 (2004-06-01), Bhushan et al.
patent: 6757814 (2004-06-01), Kling et al.
patent: 6763368 (2004-07-01), Bhushan et al.
Alex Ramirez et al, “Fetching instruction streams”, Technical Report UPC-DAC-2001-38. Nov. 2001, pp. 19 total.
Tech Encyclopedia, “Memory Caches”; “Disk Caches”, Tech Web: The Business Technology Network, http://www.techweb.com, Copyright 1981-2000 The Computer Language Company, Inc., pp. 3 total.
Alex Ramirez et al., “Software Trace Cache”, Database analysis, preliminary results on database code: Optimizing Instruction Cache Performance for Database Workloads. 1st Barcelona Industrial Affiliates Meeting, Barcelona (Spain). Jun. 1998. [Slides (ppt)], pp. 4 total.
Ramirez et al., “A Stream Processor Front-end”, Department of Computer Architecture, Barcelona Spain, IEEE TCCA Newsletter, pp. 10-13. 2000. [Paper (ps), Slides (ppt)], pp. 4 total.
Ramírez et al., Trace cache redundancy: Red \& blue traces. Proceedings of the 6th Intl. Conference on High Performance Computer Architecture, Tolouse (France). Jan. 2000. [Paper (ps), Slides (ppt)],pp. 16 total.

Affiliated with

Also associated with

Rating

Cache-line reuse-buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache-line reuse-buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache-line reuse-buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3508038