Cache including a prefetch way for storing prefetch cache lines

Details Cache including a prefetch way for storing prefetch cache lines Cache including a prefetch way for storing prefetch cache lines

1997-06-27

2000-10-24

Thai, Tuan V.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711 3, 711118, 711154, 712237, G06F 1200, G06F 1300

Patent

active

061382132

ABSTRACT:
A cache employs one or more prefetch ways for storing prefetch cache lines and one or more ways for storing accessed cache lines. Prefetch cache lines are stored into the prefetch way, while cache lines fetched in response to cache misses for requests initiated by a microprocessor connected to the cache are stored into the non-prefetch ways. Accessed cache lines are thereby maintained within the cache separately from prefetch cache lines. When a prefetch cache line is presented to the cache for storage, the prefetch cache line may displace another prefetch cache line but does not displace an accessed cache line. A cache hit in either the prefetch way or the non-prefetch ways causes the cache line to be delivered to the requesting microprocessor in a cache hit fashion. The cache is further configured to move prefetch cache lines from the prefetch way to the non-prefetch way if the prefetch cache lines are requested (i.e. they become accessed cache lines). Instruction cache lines may be moved immediately upon access, while data cache line accesses may be counted and a number of accesses greater than a predetermined threshold value may occur prior to moving the data cache line from the prefetch way to the non-prefetch way. Additionally, movement of an accessed cache line from the prefetch way to the non-prefetch way may be delayed until the accessed cache line is to be replaced by a prefetch cache line.

REFERENCES:
patent: 5293609 (1994-03-01), Shih et al.
patent: 5361391 (1994-11-01), Westberg
patent: 5371870 (1994-12-01), Goodwin et al.
patent: 5524220 (1996-06-01), Verma et al.
patent: 5530833 (1996-06-01), Iyengar et al.
patent: 5537573 (1996-07-01), Ware et al.
patent: 5586295 (1996-12-01), Tran
patent: 5680564 (1997-10-01), Divivier et al.
patent: 5732242 (1998-03-01), Mowry
patent: 5740399 (1998-04-01), Mayfield
patent: 5765190 (1998-06-01), Circello
patent: 5774685 (1998-06-01), Dubey
patent: 5809529 (1998-09-01), Mayfield
patent: 5838945 (1998-11-01), Emberson
Mowry, "Tolerating Latency through Software-Controlled Data Prefetching," A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy, pp. 121-176.

Affiliated with

Also associated with

Rating

Cache including a prefetch way for storing prefetch cache lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache including a prefetch way for storing prefetch cache lines , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache including a prefetch way for storing prefetch cache lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1975727