Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1998-06-16
2000-11-28
Lane, Jack A.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711138, 711143, 711152, 711163, G06F 1200
Patent
active
061548146
ABSTRACT:
A cache device of the present invention has a path through which the desired data contained in block load data transferred from a main memory are delivered to a processing unit which required the desired data, even when cache access by an instruction for accessing the main memory results in a cache miss. This path is different from a path through which the desired data is read from a data array of the cache device when a cache hit occures. Namely, the path in question neither contains a path from the main memory to the data array nor a path from the data array to a general purpose register which the processing unit can refer to, and allows the desired data delivered from the main memory to be directly transmitted to the processing unit. The cache device, as soon as it finds the desired data out of block load data delivered from the main memory, writes them into the general purpose register by way of the path in question. The block load data delivered from the main memory are stored in a data buffer, and then written sequentially into the data array.
REFERENCES:
patent: 5454093 (1995-09-01), Abdulhafiz et al.
Lane Jack A.
NEC Corporation
LandOfFree
Cache device that reduces waiting time necessary for a given sub does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache device that reduces waiting time necessary for a given sub, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache device that reduces waiting time necessary for a given sub will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1735832