Cache controller with table walk logic tightly coupled to second

Details Cache controller with table walk logic tightly coupled to second Cache controller with table walk logic tightly coupled to second

1996-05-16

1999-09-28

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711203, G06F 1210, G06F 1208

Patent

active

059604638

ABSTRACT:
Table walk logic and a second level access logic are tightly coupled to each other in a second level control unit that can operate in one of two modes, a translate mode that uses the table walk logic and an access mode that uses the second level access logic. In the translate mode, the second level control unit uses the table walk logic for automatic translation of a virtual address to a corresponding physical address. In the access mode, the second level control unit allows a word to be loaded from or stored into a given physical address. The second level control unit prioritizes operations in the two modes e.g. performs an operation in the access mode prior to performance of an operation in the translate mode. The table walk logic and the second level access logic can be integrated together into a single state machine, so that operations in the two modes are mutually exclusive and indivisible with respect to each other. Tight coupling of the two logics fundamentally enhances address translation circuitry, e.g. saves space and increases speed, as compared to prior art devices. Such tight coupling also eliminates an access into the first level cache for address translation, eliminates pollution of the first level cache by table entries and also reduces contention for the first level cache.

REFERENCES:
patent: 4241401 (1980-12-01), De Ward et al.
patent: 4890223 (1989-12-01), Cruess et al.
patent: 4985829 (1991-01-01), Thatte et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5265227 (1993-11-01), Kohn et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5349651 (1994-09-01), Hetherington et al.
patent: 5412787 (1995-05-01), Forsyth et al.
Levitan, D. et al., "The PowerPC 620.TM. Microprocessor: A High Performance Superscalar RISC Micorprocessor" IEEE (1995).

Affiliated with

Also associated with

Rating

Cache controller with table walk logic tightly coupled to second does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache controller with table walk logic tightly coupled to second, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache controller with table walk logic tightly coupled to second will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-716371