Cache controller, cache control method, and computer system

Details Cache controller, cache control method, and computer system Cache controller, cache control method, and computer system

2007-07-17

2007-07-17

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S003000, C711S128000, C711S168000, C711S173000

Reexamination Certificate

active

10705413

ABSTRACT:
In a computer system that concurrently executes a plurality of tasks, a cache controller eliminates the possibility of the hit rate of one task dropping due to execution of another task. A region managing unit manages a plurality of regions in a cache memory in correspondence with a plurality of tasks. An address receiving unit receives, from a microprocessor, an address of a location in a main memory at which data to be accessed to execute one of the plurality of tasks is stored. A caching unit acquires, if the data to be accessed is not stored in the cache memory, a data block including the data from the main memory, and stores the acquired data block into a region in the cache memory corresponding to the task.

REFERENCES:
patent: 4926317 (1990-05-01), Wallach et al.
patent: 5347643 (1994-09-01), Kondo et al.
patent: 5983329 (1999-11-01), Thaler et al.
patent: 6370622 (2002-04-01), Chiou et al.
patent: 6745292 (2004-06-01), Stevens
patent: 2002/0087824 (2002-07-01), Hum et al.
Patterson, David A., John L. Hennessy. “Computer Organization and Design: The Hardware/Software Interface.” 2nded. Morgan Kaufmann. San Francisco, CA: 1997.
Handy, Jim. “The Cache Memory Book.” 2nded. Academic Press LTD. London, UK: 1998.
Marty, Emmanuel. “Review of Operating Systems.” Apr. 23, 2000. <http://www2.tunes.org/Review/OSes.html>.
“Cache.” Wikipedia: The Free Encyclopedia. Jan. 29, 2006. <http://en.wikipedia/org/wiki/Cache>.
Chioiu, Derek et al. “Application-Specific Memory Management in Embedded Systems Using Software-Controlled Caches.” Proceedings of the 37thDesign Automation Conference Architecture , Jun. 2000.Cambridge, Department of EECS, MIT, 2000.
Suh, G Edward et al. “Dynamic Cache Partitioning for Simultaneous Multithreading Systems.” 13thIASTED International Conference on Parallel and Distributed Computing Systems, 2001. Cambridge, MIT Laboratory for Computer Science, 2000.

Affiliated with

Also associated with

Rating

Cache controller, cache control method, and computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache controller, cache control method, and computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache controller, cache control method, and computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3731766