Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-11-15
1999-01-12
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711130, G06F 1300
Patent
active
058601589
ABSTRACT:
A cache control unit and a method of controlling a cache. The cache is coupled to a cache accessing device. A first cache request is received from the device. A request identification information is assigned to the first cache request and provided to the requesting device. The first cache request may begin to be processed. A second cache request is received from the cache accessing device. The second cache request is assigned to the first cache request and provided to the requesting device. The first and second cache requests are finally fully serviced.
REFERENCES:
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4707784 (1987-11-01), Ryan et al.
patent: 4899275 (1990-02-01), Sachs et al.
patent: 5377345 (1994-12-01), Chang et al.
patent: 5418973 (1995-05-01), Ellis et al.
patent: 5524265 (1996-06-01), Balmer et al.
patent: 5574849 (1996-11-01), Sonnier et al.
patent: 5659782 (1997-08-01), Senter et al.
Nguyen Le T.
Pai Yet-Ping
Lee Felix B.
Samsung Electronics Company, Ltd.
Swann Tod R.
Terrile Stephen A.
LandOfFree
Cache control unit with a cache request transaction-oriented pro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache control unit with a cache request transaction-oriented pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache control unit with a cache request transaction-oriented pro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525544