Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-07-25
2006-07-25
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S004000, C711S100000, C711S154000
Reexamination Certificate
active
07082496
ABSTRACT:
In an information processing system having a data processing apparatus, a control unit for a cache memory, and a storage unit for storing a record, respectively interconnected together, wherein when the control unit receives from the data processing apparatus a write request for a record to be written and if the record to be written is not being stored in the cache memory, the control unit receives a data to be written in the object record from the data processing apparatus and stores the received data in the cache memory. After notifying the data processing apparatus of a completion of a data write process, the control unit checks if the object record in which the data stored in the cache memory is being stored in the storage unit, if the object record is being stored in the storage unit, the data in the cache memory is written in the storage unit, and if not, the data in the cache memory is not written and such effect is notified to the data processing apparatus.
REFERENCES:
patent: 3225334 (1965-12-01), Fields et al.
patent: 3237169 (1966-02-01), Hartwig et al.
patent: 3240921 (1966-03-01), Sundblad
patent: 3243781 (1966-03-01), Ehrman et al.
patent: 3328566 (1967-06-01), Kinzie et al.
patent: 3354466 (1967-11-01), Herold et al.
patent: 3702462 (1972-11-01), England
patent: 4075686 (1978-02-01), Calle et al.
patent: 4078254 (1978-03-01), Beausoleil et al.
patent: 4084231 (1978-04-01), Capozzi et al.
patent: 4084234 (1978-04-01), Calle et al.
patent: 4245300 (1981-01-01), Kaufman et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4394732 (1983-07-01), Swenson
patent: 4394733 (1983-07-01), Swenson
patent: 4399503 (1983-08-01), Hawley
patent: 4423479 (1983-12-01), Hanson et al.
patent: 4425615 (1984-01-01), Swenson et al.
patent: 4468730 (1984-08-01), Dodd et al.
patent: 4490782 (1984-12-01), Dixon et al.
patent: 4500954 (1985-02-01), Duke et al.
patent: 4593354 (1986-06-01), Ushiro
patent: 4598357 (1986-07-01), Swenson et al.
patent: 4603380 (1986-07-01), Easton et al.
patent: 4646233 (1987-02-01), Weatherford et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4800483 (1989-01-01), Yamamoto et al.
patent: 4870565 (1989-09-01), Yamamoto et al.
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4916605 (1990-04-01), Beardsley et al.
patent: 4920478 (1990-04-01), Furuya et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5025366 (1991-06-01), Baror
patent: 5045998 (1991-09-01), Begun et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5091850 (1992-02-01), Culley
patent: 5097532 (1992-03-01), Borup et al.
patent: 5097533 (1992-03-01), Burger et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5241666 (1993-08-01), Idleman et al.
patent: 5313613 (1994-05-01), Gregor
patent: 5347642 (1994-09-01), Barratt
patent: 5371855 (1994-12-01), Idleman et al.
patent: 5404487 (1995-04-01), Murata et al.
patent: 5446861 (1995-08-01), Idleman et al.
patent: 5497472 (1996-03-01), Yamamoto et al.
patent: 5694576 (1997-12-01), Yamamoto et al.
patent: 55-157053 (1980-12-01), None
patent: 59-135563 (1984-08-01), None
patent: 63-132354 (1988-06-01), None
patent: 1-113844 (1989-05-01), None
J. Menon et al, “The IBM 3990 Disk Cache,” Thirty-Third IEEE Computer Society International Conference, Feb. 29-Mar. 4, 1988, pp. 146-151.
T. Miyachi et al, “Performance Evaluation for Memory Subsystem of Hierarchical Disk-Cache,” Systems and Computers in Japan, vol. 17, No. 7, 1986, pp. 86-94.
S. Fuld, “The Ampenf Cache Disk System,” Thirty-Third IEEE Computer Society International Conference, Feb. 29-Mar. 4, 1988, pp. 156-157.
M. Young, “Controllers Wring Peak Performance Out of Disk Drives,” Computer Design, May 1985, pp. 119-127.
M. Nelson et al, “Caching in the Sprite Network File System,” ACM Transactions on Computer Systems, vol. 6, No. 1, Feb. 1988, pp. 134-154.
Busch J.R. et al, “Disc caching in the system processing units of the HP 3000 family of computers”, Hewlett-Packard Journal, Amstelveen, Netherlands, vol. 36, No. 2, Feb. 1985, pp. 21-39.
T. Tokunaga et al, “Integrated disk cache system with file adaptive control”, Proceedings of Distributed Computing, COMPTON 30, Twenty-first IEEE Computer Society International Conference, Washington, DC Sep. 23-25, 1980, vol. 21, pp. 412-416.
Asaka Yoshihiro
Homma Shigeo
Kitajima Hiroyuki
Kurano Akira
Kuwahara Yoshiaki
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Thai Tuan V.
LandOfFree
Cache control method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache control method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache control method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3564700