Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-01-31
2006-01-31
Kim, Hong (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S144000, C711S146000
Reexamination Certificate
active
06993632
ABSTRACT:
A system may include two or more agents, at least some of which may cache data. In response to a read transaction, a caching agent may snoop its cached data and provide a response in a response phase of the transaction. Particularly, the response may include an exclusive indication used to represent both exclusive and modified states within that agent. In one embodiment, the agent responding exclusive may be responsible for providing the data for a read transaction, and may transmit an indication of which of the exclusive or modified state that agent had the data in concurrent with transmitting the data.
REFERENCES:
patent: 5522057 (1996-05-01), Lichy
patent: 5572703 (1996-11-01), MacWilliams et al.
patent: 5706463 (1998-01-01), Ebrahim et al.
patent: 5761721 (1998-06-01), Baldus et al.
patent: 5765199 (1998-06-01), Chang et al.
patent: 5796977 (1998-08-01), Sarangdhar et al.
patent: 5797026 (1998-08-01), Rhodehamel et al.
patent: 5890200 (1999-03-01), Merchant
patent: 5893151 (1999-04-01), Merchant
patent: 5909699 (1999-06-01), Sarangdhar et al.
patent: 6052760 (2000-04-01), Bauman et al.
patent: 6098156 (2000-08-01), Lenk
patent: 6134635 (2000-10-01), Reams
patent: 6138218 (2000-10-01), Arimilli et al.
patent: 6216190 (2001-04-01), Chin et al.
patent: 6292906 (2001-09-01), Fu et al.
patent: 6378048 (2002-04-01), Prudvi et al.
patent: 6438660 (2002-08-01), Reams
patent: 6460119 (2002-10-01), Bachand et al.
patent: 6487621 (2002-11-01), MacLaren
patent: 6519685 (2003-02-01), Chang
patent: 6571321 (2003-05-01), Rowlands et al.
patent: 6591307 (2003-07-01), Arimilli et al.
patent: 6604162 (2003-08-01), Mosur et al.
patent: 2002/0046327 (2002-04-01), Gharachorloo et al.
patent: 0 743 601 (1996-11-01), None
Patterson and Hennessy; “Computer Architecture A Quantitative Approach;” Morgan Kaufmann Publishers Inc.; 1990; pp. 467-474.
EP Search Report for 01308535.2, Broadcom Corp.
Kruckemyer David A.
Rowlands Joseph B.
Broadcom Corporation
Garlick Harrison & Markison LLP
Kim Hong
LandOfFree
Cache coherent protocol in which exclusive and modified data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherent protocol in which exclusive and modified data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherent protocol in which exclusive and modified data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3591706