Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-03-25
1998-12-01
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395308, G06F 1208, G06F 1316
Patent
active
058453270
ABSTRACT:
The present invention, generally speaking, provides a hardware graphics accelerator for use in a computer system having a data processor, a system bus, and a memory subsystem including both main memory and video memory. The hardware graphics accelerator includes a datapath controller connected to the system bus and to the memory subsystem for receiving data from the memory subsystem, performing an operation upon the data, and returning the data to the memory subsystem; and a memory controller connected to the system bus, to the datapath controller, and to the memory subsystem for controlling the memory subsystem such that at one time the datapath controller receives the data from the main memory and at another time the datapath controller receives the data from the video memory. In accordance with a further aspect of the invention, the hardware graphics accelerator includes circuitry for maintaining cache coherency when the system includes either a level-one cache only or both a level-one and a level-two cache.
REFERENCES:
patent: 3581291 (1971-05-01), Iwamoto et al.
patent: 4164787 (1979-08-01), Aranguren
patent: 5046023 (1991-09-01), Katsura et al.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5465058 (1995-11-01), Krenik et al.
patent: 5511224 (1996-04-01), Tran et al.
patent: 5625829 (1997-04-01), Gephardt et al.
Handy "The Cache Memory Book", 1993, pp. 5-8, 126-137.
Adams Dale
Rickard Jay B.
Yazdy Farid
Apple Computer Inc.
Chan Eddie P.
Ellis Kevin L
LandOfFree
Cache coherency where multiple processors may access the same da does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherency where multiple processors may access the same da, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency where multiple processors may access the same da will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2403732