Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-05-01
1999-09-28
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711141, 714 32, 714 33, G06F 1200
Patent
active
059604573
ABSTRACT:
A test methodology for a cache memory subsystem includes setting a test unit to initiate a snoop cycle on a local bus upon lapse of a predetermined delay. The predetermined delay is initially set to a very short delay or a zero delay. The snoop cycle to be executed may take the form of an inquire cycle to a predetermined memory address. The test unit is further set or programmed to begin monitoring the local bus for certain activity including activity which is indicative of whether the snoop cycle occurred. After programming the test unit, the processor core executes a memory operation associated with the address of the snoop cycle. This memory operation causes a cache line transition. At some point, either before, during or after effectuation of the memory operation, the snoop cycle is executed by the test unit in accordance with the predetermined delay. Upon completing the memory operation, a status register is read from the test unit to determine whether the snoop cycle has yet occurred. If the snoop cycle occurred prior to completing the memory operation, the predetermined delay is increased and the test is repeated for the increased delay. Prior to repeating the test, the cache line's coherency with external memory is checked for conformance with the cache protocol. Additionally, the test unit may further be programmed to detect an occurrence of certain external local bus signals generated by the cache memory subsystem, such as a signal indicating a hit to a cache line occurred, and a signal indicating that a hit to a modified line in the cache occurred. The test is repeated until it is determined that the snoop cycle has not occurred upon completion of the line fill instruction.
REFERENCES:
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5195089 (1993-03-01), Sindhu et al.
patent: 5197144 (1993-03-01), Edenfield et al.
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5341487 (1994-08-01), Derwin et al.
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5355471 (1994-10-01), Weight
patent: 5359723 (1994-10-01), Mathews et al.
patent: 5406504 (1995-04-01), Denisco et al.
patent: 5426765 (1995-06-01), Stevens et al.
patent: 5428761 (1995-06-01), Herlihy et al.
patent: 5740353 (1998-04-01), Kreulen et al.
patent: 5748879 (1998-05-01), Kobayashi
patent: 5793941 (1995-12-01), Pencis et al.
Patent Abstracts of Japan, Publication No. JP5282208, Publication Date Oct. 29, 1993, Application No. JP920081233, Application Date Apr. 3, 1992.
Edenfield, R. et al., "The 68040 On-Chip Memory Subsystem," Institute of Electrical and Electronics Engineers, Feb. 1990, Computer Society International Conference (COMPCON), Spring Meeting, Los Alamitos, No. Conf. 25, pp. 264-269.
Atkins, M., "Performance and the I860 Microprocessor," IEEE Micro, Oct. 1, 1991, vol. 11, No. 5, pp. 24-27, 72-78.
Handy, Jim, "The Cache Memory Book," Academic Press, Inc., San Diego, CA, 1993, pp. 158-190.
European Search Report for EP 95 30 3214.1 dated Aug. 24, 1995.
Hennessy & Patterson, Computer Architecture A Quantitative Approach, 1990 by Morgan Kaufmann Publishers, Inc., pp. 467-474.
Carter Hamilton B.
Presley Royce K.
Skrovan Joseph
Advanced Micro Devices , Inc.
Chan Eddie P.
Kivlin B. Noel
McLean Kimberly Nicole
LandOfFree
Cache coherency test system and methodology for testing cache op does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherency test system and methodology for testing cache op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency test system and methodology for testing cache op will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-716325