Cache coherency protocol including generic transient states

Details Cache coherency protocol including generic transient states Cache coherency protocol including generic transient states

2008-03-25

2008-03-25

Sparks, Donald A. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S141000, C707S793000

Reexamination Certificate

active

10831793

ABSTRACT:
In one embodiment, a cache comprises a cache memory and a cache control circuit coupled to the cache memory. The cache memory is configured to store a plurality of cache blocks and a plurality of cache states. Each of the plurality of cache states corresponds to a respective one of the plurality of cache blocks. The cache control circuit is configured to implement a cache coherency protocol that includes a plurality of stable states and a transient state The transient state may be used in response to any request from a local consumer if completing the request includes a change between the plurality of stable states and making the change includes transmitting at least a first communication to maintain coherency on an interconnect.

REFERENCES:
patent: 5274787 (1993-12-01), Hirano et al.
patent: 5822763 (1998-10-01), Baylor et al.
patent: 5892970 (1999-04-01), Hagersten
patent: 6088768 (2000-07-01), Baldus et al.
patent: 6101420 (2000-08-01), VanDoren et al.
patent: 6108752 (2000-08-01), Van Doren et al.
patent: 6209065 (2001-03-01), Van Doren et al.
patent: 6249846 (2001-06-01), Van Doren et al.
patent: 6272603 (2001-08-01), Arimilli et al.
patent: 6279084 (2001-08-01), VanDoren et al.
patent: 6363458 (2002-03-01), Park
patent: 6526481 (2003-02-01), Shen et al.
patent: 6631401 (2003-10-01), Keller et al.
patent: 6925537 (2005-08-01), Barroso et al.
patent: 6973545 (2005-12-01), Cypher
patent: 2003/0046495 (2003-03-01), Venkitakrishnan et al.
patent: 2003/0097529 (2003-05-01), Arimilli et al.
patent: 2004/0024925 (2004-02-01), Cypher et al.
patent: 2004/104794 (2004-12-01), None
Combined Search and Examination Report under Sections 17 and 18(3), Application No. GB0418820.7, mailed Dec. 10, 2004, 8 pages.
Culler, et al., “Parallel computer architectureHardware/Software Approach,” 1999, pp. 385-388.
International Search Report and Examination Report from UK Patent Application No. 0605773.1, mailed Jun. 19, 2006, 6 pages.

Affiliated with

Also associated with

Rating

Cache coherency protocol including generic transient states does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache coherency protocol including generic transient states, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency protocol including generic transient states will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3957758