Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-02-07
2006-02-07
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S142000
Reexamination Certificate
active
06996683
ABSTRACT:
A system comprises a first processor having cache memory, a second processor having cache memory and a coherence buffer that can be enabled and disabled by the first processor. The system also comprises a memory subsystem coupled to the first and second processors. For a write transaction originating from the first processor, the first processor enables the second processor's coherence buffer, and information associated with the first processor's write transaction is stored in the second processor's coherence buffer to maintain data coherency between the first and second processors.
REFERENCES:
patent: 4812973 (1989-03-01), Kinoshita
patent: 5627993 (1997-05-01), Abato et al.
patent: 5708243 (1998-01-01), Karasik et al.
patent: 6098089 (2000-08-01), O'Connor et al.
patent: 6349361 (2002-02-01), Altman et al.
patent: 6567905 (2003-05-01), Otis
patent: 6571260 (2003-05-01), Morris
patent: 6754774 (2004-06-01), Gruner et al.
patent: 6778463 (2004-08-01), Chen
patent: 6801984 (2004-10-01), Arimilli et al.
patent: 2002/0065990 (2002-05-01), Chauvel et al.
patent: 2002/0069332 (2002-06-01), Chauvel et al.
patent: 2003/0101320 (2003-05-01), Chauvel et al.
patent: 2003/0126365 (2003-07-01), Jamil et al.
Embedded JAVA, Vincent Perrier, Aug. 15, 2001, (3 p.); Online http://www.onjava.com/pub/a/onjava/synd/2001/08/15/embedded.html.
Chauvel Gerard
D'Inverno Dominique
Kuusela Maija
Lasserre Serge
Brady III Wade James
Ko Daniel B.
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Cache coherency in a multi-processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherency in a multi-processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency in a multi-processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3701859