Cache coherency during resynchronization of self-correcting...

Details Cache coherency during resynchronization of self-correcting... Cache coherency during resynchronization of self-correcting...

2008-02-19

2009-11-03

Wilson, Yolanda L (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S012000, C714S013000

Reexamination Certificate

active

07613948

ABSTRACT:
A fault-tolerant computer uses multiple commercial processors operating synchronously, i.e., in lock-step. In an exemplary embodiment, redundancy logic isolates the outputs of the processors from other computer components, so that the other components see only majority vote outputs of the processors. Processor resynchronization, initiated at predetermined time, milestones, and/or in response to processor faults, protects the computer from single event upsets. During resynchronization, processor state data is flushed and an instance of these data in accordance with processor majority vote is stored. Processor caches are flushed to update computer memory with more recent data stored in the caches. The caches are invalidated and disabled, and snooping is disabled. A controller is notified that snooping has been disabled. In response to the notification, the controller performs a hardware reset of the processors. The processors are loaded with the stored state data, and snooping and caches are enabled.

REFERENCES:
patent: 5146589 (1992-09-01), Peet et al.
patent: 5193175 (1993-03-01), Cutts et al.
patent: 5222229 (1993-06-01), Fukuda et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5317726 (1994-05-01), Horst
patent: 5339404 (1994-08-01), Vandling
patent: 5384906 (1995-01-01), Horst
patent: 5452411 (1995-09-01), Esposito et al.
patent: 5452441 (1995-09-01), Esposito et al.
patent: 5473770 (1995-12-01), Vrba
patent: 5537655 (1996-07-01), Truong
patent: 5572620 (1996-11-01), Reilly et al.
patent: 5588111 (1996-12-01), Cutts et al.
patent: 5600784 (1997-02-01), Bissett et al.
patent: 5615403 (1997-03-01), Bissett et al.
patent: 5635754 (1997-06-01), Strobel et al.
patent: 5742753 (1998-04-01), Nordsieck et al.
patent: 5754563 (1998-05-01), White
patent: 5758113 (1998-05-01), Peet et al.
patent: 5812757 (1998-09-01), Okamoto et al.
patent: 5845060 (1998-12-01), Vrba et al.
patent: 5864657 (1999-01-01), Stiffler
patent: 5896523 (1999-04-01), Bissett et al.
patent: 5903717 (1999-05-01), Wardrop
patent: 5956474 (1999-09-01), Bissett et al.
patent: 6038685 (2000-03-01), Bissett et al.
patent: 6073251 (2000-06-01), Jewett et al.
patent: 6104211 (2000-08-01), Alfke
patent: 6141769 (2000-10-01), Petivan et al.
patent: 6240526 (2001-05-01), Petivan
patent: 6263452 (2001-07-01), Jewett et al.
patent: 6622216 (2003-09-01), Lin
patent: 7036059 (2006-04-01), Carmichael et al.
patent: 2003/0061535 (2003-03-01), Bickel
patent: 2004/0068595 (2004-04-01), Dieffenderfer et al.
http://whatis.techtarget.com/wsearchResults/1,290214,sid9,00.html?query=asic or http://searchsmb.techtarget.com/sDefinition/0,290660,sid44—gci213785,00.html, 2005.
http://whatis.techtarget.com/wsearchResults/1,290214,sid9,00.html?query=fpga or http://searchsmb.techtarget.com/sDefinition/0,290660,sid44—gci530571,00.html, 2005.
http://foldoc.doc.ic.ac.uk/foldoc/foldoc.cgi?ECC, 2005.
Wikipedia—http://en.wikipedia.org/wiki/PCI—bus, 2009.
Cache—http://en.wikipedia.org/wiki/Cache—%28computing%29, 2006.
Iacoponi, M.J., Institute of Electrical and Electronics Engineers: “Optimal Control of Latent Fault Accumulation,” IEEE XP010016727, vol. 19, Jun. 21, 1989; (7 pages); ISBN: 0-8186-1959-7.
European Patent Office, Supplementary European Search report (EPO form 1503) for European Patent Application No. EP 04809302.5; Jan. 24, 2008; (4 pages).

Affiliated with

Also associated with

Rating

Cache coherency during resynchronization of self-correcting... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache coherency during resynchronization of self-correcting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency during resynchronization of self-correcting... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4125970