Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-01-11
2005-01-11
Lane, Jack A. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S146000, C711S137000, C710S039000, C710S040000
Reexamination Certificate
active
06842827
ABSTRACT:
A cache coherency arrangement with support for pre-fetch ownership, to enhance inbound bandwidth for single leaf and multiple leaf, input-output interfaces, with shared memory space is disclosed. Embodiments comprise ownership stealing to enhance inbound bandwidth and to prevent or attenuate starvation of transactions or of an input-output interface for transactions.
REFERENCES:
patent: 5524235 (1996-06-01), Larson et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 5655100 (1997-08-01), Ebrahim et al.
patent: 5657476 (1997-08-01), Van Loo et al.
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5713004 (1998-01-01), Kimmel et al.
patent: 5721935 (1998-02-01), DeSchepper et al.
patent: 5740454 (1998-04-01), Kelly et al.
patent: 5796992 (1998-08-01), Reif et al.
patent: 5819105 (1998-10-01), Moriarty et al.
patent: 5905998 (1999-05-01), Ebrahim et al.
patent: 5966729 (1999-10-01), Phelps
patent: 6209067 (2001-03-01), Collins et al.
patent: 6304945 (2001-10-01), Koenen
patent: 6330656 (2001-12-01), Bealkowski et al.
patent: 6357013 (2002-03-01), Kelly et al.
patent: 6519685 (2003-02-01), Chang
patent: 6598123 (2003-07-01), Anderson et al.
patent: 6615319 (2003-09-01), Khare et al.
patent: 6622215 (2003-09-01), Khare et al.
patent: 6625694 (2003-09-01), Masri et al.
patent: 6640289 (2003-10-01), McCrory et al.
patent: 6694409 (2004-02-01), Chang
patent: 6704845 (2004-03-01), Anderson et al.
patent: 6725337 (2004-04-01), Tan et al.
patent: 20020078304 (2002-06-01), Masri et al.
patent: 20020087765 (2002-07-01), Kumar et al.
patent: 20020087766 (2002-07-01), Kumar et al.
patent: 20020087804 (2002-07-01), Khare et al.
patent: 20020087811 (2002-07-01), Khare et al.
patent: 20020095554 (2002-07-01), McCrory et al.
patent: 20020112132 (2002-08-01), Lesmanne et al.
patent: 20020129206 (2002-09-01), Khare et al.
patent: 20020178210 (2002-11-01), Khare et al.
patent: 20030065843 (2003-04-01), Jones et al.
patent: 20030070016 (2003-04-01), Jones et al.
patent: 20030126372 (2003-07-01), Rand
patent: 20030126376 (2003-07-01), Blankenship et al.
patent: 20030131201 (2003-07-01), Khare et al.
patent: 20030131202 (2003-07-01), Khare et al.
patent: 20030135696 (2003-07-01), Rankin et al.
patent: 20030163649 (2003-08-01), Kapur et al.
patent: 20030167367 (2003-09-01), Kaushik et al.
patent: 20030177317 (2003-09-01), Anderson et al.
patent: 20030177320 (2003-09-01), Sah et al.
patent: 20030204679 (2003-10-01), Blankenship
patent: 20040003184 (2004-01-01), Safranek et al.
patent: 20040015969 (2004-01-01), Chang et al.
patent: 20040022094 (2004-02-01), Radhakrishnan et al.
patent: 20040064652 (2004-04-01), Creta et al.
Blankenship Robert G.
Lambert Matthew A.
Rand Tony S.
Huter Jeffrey B.
Intel Corporation
Lane Jack A.
LandOfFree
Cache coherency arrangement to enhance inbound bandwidth does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherency arrangement to enhance inbound bandwidth, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherency arrangement to enhance inbound bandwidth will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3368957