Cache coherence protocol for reducing the effects of false shari

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711 3, 711118, 711124, 711154, G06F 1200, G06F 1300

Patent

active

058227636

ABSTRACT:
A cache coherence protocol for a multiprocessor system. Each processor in the system has an associated cache capable of storing multiple word data lines. The system also includes a plurality of main memory modules, each having an associated distributed global directory storing directory information for lines stored in the associated main memory module. Each main memory module is connected to each processor by means of a multi-stage interconnection network. When a processor attempts to over-write an individual word in a line stored in its associated cache, a write request signal is sent to the appropriate global directory, and each other processor whose cache stores a copy of the line is notified of the request. When each other processor has responded with an acknowledgement, the first processor is allowed to proceed with the write.

REFERENCES:
patent: 4905141 (1990-02-01), Brenza
patent: 4910656 (1990-03-01), Scales, III et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5345578 (1994-09-01), Manasse
patent: 5367660 (1994-11-01), Gaf et al.
patent: 5428761 (1995-06-01), Herlihy et al.
patent: 5434992 (1995-07-01), Mattson
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5603005 (1997-02-01), Bauman et al.
patent: 5604882 (1997-02-01), Hoover et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Cache coherence protocol for reducing the effects of false shari does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache coherence protocol for reducing the effects of false shari, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherence protocol for reducing the effects of false shari will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-327208

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.