Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-03-15
2005-03-15
Elmore, Stephen (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C711S144000, C711S145000
Reexamination Certificate
active
06868481
ABSTRACT:
A computer system maintains a list of tags (called a Global Ownership Tag List (GOTL)) for all the cache lines in the system that are owned by a cache. The GOTL is used for cache coherence. There may be one central GOTL. Alternatively, the GOTL may be distributed, so that every device that can request a copy of memory data maintains a local copy of the GOTL. The GOTL can be limited to a relatively small size. For a limited size list, a tag may need to be evicted to make room for a new tag. A line associated with an evicted tag must be written back to memory.
REFERENCES:
patent: 5175837 (1992-12-01), Arnold et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5655103 (1997-08-01), Cheng et al.
patent: 5749087 (1998-05-01), Hoover et al.
patent: 5875468 (1999-02-01), Erlichson et al.
patent: 5897656 (1999-04-01), Vogt et al.
patent: 5991819 (1999-11-01), Young
patent: 5995967 (1999-11-01), Iacobovici et al.
patent: 6049847 (2000-04-01), Vogt et al.
patent: 6105113 (2000-08-01), Schimmel
patent: 6289419 (2001-09-01), Takahashi
patent: 6304945 (2001-10-01), Koenen
patent: 6438659 (2002-08-01), Bauman et al.
patent: 6490625 (2002-12-01), Islam et al.
patent: 6574710 (2003-06-01), Gaither et al.
patent: 6633958 (2003-10-01), Passint et al.
patent: 20030009638 (2003-01-01), Sharma et al.
Jim Handy, “The Cache Memory Book, Second Edition,” Glossary, “Tag” definition, pp-220, 1998.*
Liu, “Partial Address Directory for Cache Access,” pp 226-240, IEEE, 1994.*
Wu et al., “A New Cache Directory Scheme,” pp 466-472, IEEE, 1996.*
Scott E. Crawford & Ronald F. DeMara; “Cache Coherence In A Multiport Memory Environment”; Dept. of Electrical and Computer Engineering; University of Central Florida; IEEE Comp. Soc. Press; May 2-6, 1994; pp. 632-642.
Michael Carlton, University of California at Berkeley & Alvin Despain, University of Southern California; “Multiple -Bus Shared-Memory System: Aquarius Project”; Computer Journal; vol. 23, No. 6; Jun. 1990; pp. 80-83.
Julie Jones, Student Member, IEEE and Rog r L. Haggard, Member, IEEE; Department of Electrical and Computer Engineering; Tennessee Technological University; “Hardwar -based Methods For Maintaining Cache Coherency In A Multiprocessor System”; Mar. 8-10, 1998 ; IEEE; pp. 549-553.
Gaither Blain D.
Herrell Russ W
Elmore Stephen
Winfield Augustus W.
LandOfFree
Cache coherence protocol for a multiple bus multiprocessor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherence protocol for a multiple bus multiprocessor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherence protocol for a multiple bus multiprocessor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3451087