Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-08-02
2005-08-02
Kim, Hong (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S144000, C711S145000, C711S133000, C711S159000, C709S218000
Reexamination Certificate
active
06925536
ABSTRACT:
Cache coherence directory eviction mechanisms are described for use in computer systems having a plurality of multiprocessor clusters. Interaction among the clusters is facilitated by a cache coherence controller in each cluster. A cache coherence directory is associated with each cache coherence controller identifying memory lines associated with the local cluster which are cached in remote clusters. The cache coherence controller is operable to initiate eviction of an entry in its directory corresponding to an unmodified copy of a memory line by sending a request to write to the memory line to a corresponding memory controller.
REFERENCES:
patent: 5257354 (1993-10-01), Comfort et al.
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5524212 (1996-06-01), Somani et al.
patent: 5537574 (1996-07-01), Elko et al.
patent: 5751995 (1998-05-01), Sarangdar
patent: 6088771 (2000-07-01), Steely, Jr. et al.
patent: 6167492 (2000-12-01), Keller et al.
patent: 6249846 (2001-06-01), Van Doren et al.
patent: 6266743 (2001-07-01), Carpenter et al.
patent: 6279084 (2001-08-01), Van Doren et al.
patent: 6356983 (2002-03-01), Parks
patent: 6385705 (2002-05-01), Keller et al.
patent: 6490661 (2002-12-01), Keller et al.
patent: 6636906 (2003-10-01), Sharma et al.
patent: 6662276 (2003-12-01), Schoinas
patent: 6663945 (2003-12-01), Miyano
patent: 6665767 (2003-12-01), Comisky et al.
patent: 6754782 (2004-06-01), Arimilli et al.
patent: 6754787 (2004-06-01), Miller et al.
patent: 6795897 (2004-09-01), Benveniste et al.
patent: 6799252 (2004-09-01), Bauman
patent: 2001/0010068 (2001-07-01), Michael et al.
patent: 2002/0087778 (2002-07-01), Schoinas
patent: 2003/0097531 (2003-05-01), Arimilli et al.
patent: 2003/0210655 (2003-11-01), Glasco
patent: 2003/0212741 (2003-11-01), Glasco
patent: 2003/0217244 (2003-11-01), Kelly
patent: 2003/0225976 (2003-12-01), Hokenek et al.
patent: 2003/0225978 (2003-12-01), Glasco
patent: 2003/0225979 (2003-12-01), Glasco
patent: 2004/0008677 (2004-01-01), Cen
patent: 2004/0088492 (2004-05-01), Glasco
patent: 2004/0088495 (2004-05-01), Glasco et al.
patent: 2004/0088496 (2004-05-01), Glasco et al.
HyperTransport ™ I/O Link Specification Revision 1.03,HyperTransport ™ Consortium, Oct. 10, 2001, Copyright © 2001 HyperTransport Technology Consortium.
Bilir et al., “Multicast Snooping: A New Coherence Method Using a Multicast Address Network”, Computer Architecture, 1999. Proceedings of the 26thInternational Symposium on, May 2-4, 1999.
Martin et al., “Bandwidth Adaptive Snooping”, Proceedings of the Eighth International Symposium on High-Performance Computer Architecture on Feb. 2-6, 2002; pp. 251-262.
Sorin et al., “Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol”, IEEE Transactions on Parallel and Distributed Systems, vol. 13, No. 6, Jun. 2002.
Glasco David B.
Kota Rajesh
Valluru Sridhar K.
Beyer Weaver & Thomas LLP
Kim Hong
Newisys Inc.
LandOfFree
Cache coherence directory eviction mechanisms for unmodified... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache coherence directory eviction mechanisms for unmodified..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache coherence directory eviction mechanisms for unmodified... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3500389