Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-03-29
2011-03-29
Bragdon, Reginald G (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S122000, C711S133000, C711SE12057
Reexamination Certificate
active
07917701
ABSTRACT:
Prefetch circuitry is provided which is responsive to a determination that the memory address of a data value specified by a current access request is the same as a predicted memory address, to perform either a first prefetch linefill operation or a second prefetch linefill operation to retrieve from memory at least one further data value in anticipation of that data value being the subject of a subsequent access request. The selection of either the first prefetch linefill operation or the second prefetch linefill operation is performed in dependence on an attribute of the current access request.
REFERENCES:
patent: 5664147 (1997-09-01), Mayfield
patent: 5680564 (1997-10-01), Divivier et al.
patent: 5758119 (1998-05-01), Mayfield et al.
patent: 6085291 (2000-07-01), Hicks et al.
patent: 6314494 (2001-11-01), Keltcher et al.
patent: 6535962 (2003-03-01), Mayfield et al.
patent: 6574712 (2003-06-01), Kahle et al.
patent: 2002/0083273 (2002-06-01), Matsubara et al.
patent: 2003/0105926 (2003-06-01), Rodriguez
patent: 2003/0236949 (2003-12-01), Henry et al.
patent: 2007/0101066 (2007-05-01), Al Sukhni et al.
Hennessy, John L. and David A. Patterson. Computer Architecture: A Quantitative Approach. 2003. Morgan Kaufmann Publishers. 3rd ed. pp. 439-442.
Myoung Kwon Tcheun, Hyunsoo Yoon, and Seung Ryoul Maeng. “An Adaptive Sequential Prefetching Scheme in Shared-Memory Multiprocessors.” 1997. IEEE. ICPP'97.
James L. Hein. Discrete Mathematics. 1996. Jones and Bartlett Publishers, Inc. pp. 31-32.
Intel. Intel Architecture Optimization: Reference Manual. 1999. Intel Corporation. Order No. 245127-001. Ch. 6.
Johnson Kin, Munish Gupta, and William H. Mangione-Smith. “The Filter Cache: An Energy Efficient Memory Structure.” 1997. IEEE. MICRO '97.
Charra Elodie
Grandou Gilles Eric
Luc Philippe
Piry Frederic Claude Marie
Raphalen Philippe Jean-Pierre
ARM Limited
Bragdon Reginald G
Nixon & Vanderhye P.C.
Sadler Nathan
LandOfFree
Cache circuitry, data processing apparatus and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache circuitry, data processing apparatus and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache circuitry, data processing apparatus and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2727998