Cache circuit and control circuits of a cache memory

Details Cache circuit and control circuits of a cache memory Cache circuit and control circuits of a cache memory

2011-03-01

2011-03-01

Chery, Mardochee (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S123000, C711S143000, C711SE12022

Reexamination Certificate

active

07899992

ABSTRACT:
In the cache circuit, an instruction cache hit counter counts the number of cache hits, and an instruction memory access counter counts the number of times of instruction access. An instruction cache hit rate computation/entry disabling control circuit computes the ratio of the cache hit count to the instruction access count (cache hit rate). If the cache hit rate exceeds an instruction cache entry disabling threshold, an instruction cache control circuit disables contents of instruction cache memory.

REFERENCES:
patent: 5008813 (1991-04-01), Crane et al.
patent: 5140681 (1992-08-01), Uchiyama et al.
patent: 5499354 (1996-03-01), Aschoff et al.
patent: 5537609 (1996-07-01), Whittaker et al.
patent: 5640531 (1997-06-01), Whittaker et al.
patent: 5724548 (1998-03-01), Takahashi et al.
patent: 5796980 (1998-08-01), Bowles
patent: 6081871 (2000-06-01), Hwangbo
patent: 6981112 (2005-12-01), Christofferson et al.
patent: 2003/0014597 (2003-01-01), van de Waerdt
patent: 60-101655 (1985-06-01), None
patent: 60-196860 (1985-10-01), None
patent: 02-259845 (1990-10-01), None
patent: 02-300950 (1990-12-01), None
patent: 04-282735 (1992-10-01), None
patent: 05-035594 (1993-02-01), None
patent: 05-165675 (1993-07-01), None
patent: 05-189307 (1993-07-01), None
patent: 05-233450 (1993-09-01), None
Hashimoto, Akihiro. “Joho Kogaku Nyumon Sensho (Selection of Introductions to Information Engineering) 7, Computer Architecture.” Jul. 20, 1995, pp. 108-111 (Partial English Translation 2 Pages Only).
Japanese Office Action, with English Translation, issued in Japanese Patent Application No. JP 2005-303934, mailed on Jun. 24, 2008.

Affiliated with

Also associated with

Rating

Cache circuit and control circuits of a cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache circuit and control circuits of a cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache circuit and control circuits of a cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2714871