Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-28
1998-07-21
Toplu, Lucien U.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395675, 711120, G06F 1516
Patent
active
057846146
ABSTRACT:
A method of selecting a process to run within a multi-processor computer system in which the processors are arranged in nodes defined by node buses. A global run queue for queuing unaffined processes of the computer system is provided. A nodal run queue for each node bus of the computer system is provided. Highest priority levels in the global run queue is determined by one of the processors. Highest priority levels in the nodal run queue of the one processor is determined by the one processor. A process having a highest priority within the highest priority levels of the global and nodal run queues is determined by the processor. Finally, the process is executed by the one processor. Only when the processor finishes searching the global run queue and its nodal run queue for a process to run and does not find one, does it search within other nodal run queues that are found to be busy.
REFERENCES:
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4527238 (1985-07-01), Ryan et al.
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5123094 (1992-06-01), MacDougall
patent: 5185861 (1993-02-01), Valencia
patent: 5237673 (1993-08-01), Orbits et al.
patent: 5257375 (1993-10-01), Clark et al.
patent: 5261053 (1993-11-01), Valencia
patent: 5269013 (1993-12-01), Abramson et al.
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5317738 (1994-05-01), Cochcroft, Jr. et al.
patent: 5325526 (1994-06-01), Cameron et al.
patent: 5349656 (1994-09-01), Kaneko et al.
patent: 5359715 (1994-10-01), Heil et al.
patent: 5379428 (1995-01-01), Belo
patent: 5450590 (1995-09-01), Elko et al.
patent: 5485626 (1996-01-01), Lawlor et al.
Squillante et al, Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling, IEEE Trans. on Parallel and Distributed Sys., Feb. 1993 V9 Issue 2.
Using Processor-Cache Affinity Information in Shared-Memory, Squillante and Lazowska, IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 2, Feb. 1993.
Martin Paul W.
NCR Corporation
Toplu Lucien U.
LandOfFree
Cache affinity scheduling method for multi-processor nodes in a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache affinity scheduling method for multi-processor nodes in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache affinity scheduling method for multi-processor nodes in a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1657272