Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2004-09-23
2009-06-09
Chen, Alan S. (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S030000, C710S033000, C710S036000
Reexamination Certificate
active
07546401
ABSTRACT:
Methods and apparatus that may be utilized in an effort to ensure bytes of data sequentially received on multiple single-byte data paths with properly aligned when presented on a multi-byte interface are provided. A sufficient number of bytes received each channel may be stored (e.g., buffered) and examined to properly match data from each single-byte path. Once matched, the data may be output in a proper order on the multi-byte interface, for example, via some type of multiplexor arrangement.
REFERENCES:
patent: 5003558 (1991-03-01), Gregg
patent: 5253254 (1993-10-01), Roberts et al.
patent: 6449699 (2002-09-01), Franke et al.
patent: 6820143 (2004-11-01), Day et al.
patent: 6820174 (2004-11-01), Vanderwiel
patent: 2004/0117592 (2004-06-01), Day et al.
patent: 2004/0162946 (2004-08-01), Day et al.
patent: 2004/0263519 (2004-12-01), Andrews et al.
Shearer Robert A.
Wigglesworth Craig A.
Chen Alan S.
International Business Machines - Corporation
Patterson & Sheridan LLP
LandOfFree
Byte to byte alignment of multi-path data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Byte to byte alignment of multi-path data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Byte to byte alignment of multi-path data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4061712